

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Intro to Verilog

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff

• HW3 is due on Monday Sep 14 @ 4p

Administrative Stuff


- HW4 is out
- It is due on Monday Sep 21 @ 4pm.
- Please write clearly on the first page (in BLOCK CAPITAL letters) the following three things:
 - Your First and Last Name
 - Your Student ID Number
 - Your Lab Section Letter
- Also, please
 - Staple your pages
 - Use Letter-sized sheets


Administrative Stuff


- Midterm Exam #1
- When: Friday Sep 25.
- Where: This classroom
- What: Chapter 1 and Chapter 2 plus number systems
- The exam will be open book and open notes (you can bring up to 3 pages of handwritten notes).
- More details to follow.


Quick Review

NAND followed by NOT = AND












DeMorgan's Theorem





DeMorgan's Theorem







































2-1 Multiplexer (Definition)

- Has two inputs: x_1 and x_2
- Also has another input line s
- If s=0, then the output is equal to x₁
- If s=1, then the output is equal to x_2

Graphical Symbol for a 2-1 Multiplexer



[Figure 2.33c from the textbook]

Let's Derive the SOP form

$s x_1 x_2$	$f(s, x_1, x_2)$	
000	0	
001	0	
010	1	$\overline{s} x_1 \overline{x}_2$
011	1	$\overline{s} x_1 x_2$
100	0	
101	1	$s \overline{x_1} x_2$
110	0	
111	1	$s x_1 x_2$

 $f(s, x_{1}, x_{2}) = \overline{s} x_{1} \overline{x_{2}} + \overline{s} x_{1} x_{2} + s \overline{x_{1}} x_{2} + s x_{1} x_{2}$


Let's simplify this expression

 $f(s, x_{1}, x_{2}) = \overline{s} x_{1} \overline{x_{2}} + \overline{s} x_{1} x_{2} + s \overline{x_{1}} x_{2} + s x_{1} x_{2}$


$$f(s, x_{1}, x_{2}) = \overline{s} x_{1} (\overline{x_{2}} + x_{2}) + s (\overline{x_{1}} + x_{1}) x_{2}$$

$$f(s, x_{1}, x_{2}) = \overline{s} x_{1} + s x_{2}$$

Circuit for 2-1 Multiplexer




(b) Circuit




(c) Graphical symbol

[Figure 2.33b-c from the textbook]


Analogy: Railroad Switch



Analogy: Railroad Switch



Analogy: Railroad Switch



This is not a perfect analogy because the trains can go in either direction, while the multiplexer would only allow them to go from top to bottom.

More Compact Truth-Table Representation

$s x_1 x_2$	$f(s, x_1, x_2)$			
000	0			
001	0			
010	1			
011	1			
100	0			
101	1			
110	0			
111	1			

S	$f(s, x_1, x_2)$
0	x_1
1	<i>x</i> ₂

(a)Truth table


[Figure 2.33 from the textbook]

4-1 Multiplexer (Definition)

- Has four inputs: w_0 , w_1 , w_2 , w_3
- Also has two select lines: s₁ and s₀
- If $s_1=0$ and $s_0=0$, then the output f is equal to w_0
- If $s_1=0$ and $s_0=1$, then the output f is equal to w_1
- If $s_1=1$ and $s_0=0$, then the output f is equal to w_2
- If $s_1=1$ and $s_0=1$, then the output f is equal to w_3

We'll talk more about this when we get to chapter 4, but here is a quick preview.

Graphical Symbol and Truth Table



<i>s</i> ₁	<i>s</i> 0	f
0	0	w ₀
0	1	w_1
1	0	w_2
1	1	<i>w</i> ₃

(a) Graphic symbol


(b) Truth table

The long-form truth table

$\mathbf{S}_1 \mathbf{S}_0$	I ₃ I ₂ I ₁ I ₀	F S1 S0	I ₃ I ₂ I	1 I0 F	S_1S_0 I_3 I_2 I_1 I_0	F S1 S0 I3 I2 I1 I0 F
0 0	0 0 0 0	0 0 1	0 0 0	0 0	100000	0 1 1 0 0 0 0 0
	0 0 0 1	1	0 0 0) 1 0	0 0 0 1	0 0 0 1 0
	0 0 1 0	0	0 0 1	0 1	0 0 1 0	0 0 0 1 0 0
	0 0 1 1	1	0 0 1	1 1	0 0 1 1	0 0 0 1 1 0
	0 1 0 0	0	0 1 0	0 0	0 1 0 0	1 0 1 0 0 0
	0 1 0 1	1	0 1 0) 1 0	0 1 0 1	1 0 1 0 1 0
	0 1 1 0	0	0 1 1	0 1	0 1 1 0	1 0 1 1 0 0
	0 1 1 1	1	0 1 1	1 1	0 1 1 1	1 0 1 1 1 0
	1 0 0 0	0	1 0 0	0 0	1 0 0 0	0 1 0 0 0 1
	1001	1	1 0 0) 1 0	1 0 0 1	0 1 0 0 1 1
	1010	0	1 0 1	0 1	1 0 1 0	0 10101
	1 0 1 1	1	1 0 1	1 1	1 0 1 1	0 1 0 1 1 1
	1 1 0 0	0	1 1 0	0 0	1 1 0 0	1 1 1 0 0 1
	1 1 0 1	1	1.1.0) 1 0	1 1 0 1	1 1 1 0 1 1
	1 1 1 0	0	1 1 1	0 1	1 1 1 0	1 1 1 0 1
	1 1 1 1	1	1 1 1	1 1	1 1 1 1	1 1 1 1 1


[http://www.absoluteastronomy.com/topics/Multiplexer]

4-1 Multiplexer (SOP circuit)



[Figure 4.2c from the textbook]

Using three 2-to-1 multiplexers to build one 4-to-1 multiplexer



[Figure 4.3 from the textbook]


Analogy: Railroad Switches










Analogy: Railroad Switches








Analogy: Railroad Switches




these two switches are controlled together


S₀




Using three 2-to-1 multiplexers to build one 4-to-1 multiplexer




Using three 2-to-1 multiplexers to build one 4-to-1 multiplexer




That is different from the SOP form of the 4-1 multiplexer shown below, which uses less gates



16-1 Multiplexer




[Figure 4.4 from the textbook]



[http://upload.wikimedia.org/wikipedia/commons/2/26/SunsetTracksCrop.JPG]

7-Segment Display Example

Display of numbers




(a) Logic circuit and 7-segment display

		<i>s</i> ₀							
0	0	0 1 0	1	1	1	1	1	1	0
	0	1	0	1	1	0	0	0	0
-2	1	0	1	1	0	1	1	0	1

(b) Truth table

[Figure 2.34 from the textbook]

Display of numbers									
	s_1	<i>s</i> ₀	а	b	С	d	е	f	<i>g</i>
8	0	0	1	1	1	1	1	1	0
1	0	1	0	1	1	0	0	0	0
2	1	0 1 0	1	1	0	1	1	0	1



Intro to Verilog

History


- Created in 1983/1984
- Verilog-95 (IEEE standard 1364-1995)
- Verilog 2001 (IEEE Standard 1364-2001)
- Verilog 2005 (IEEE Standard 1364-2005)
- SystemVerilog
- SystemVerilog 2009 (IEEE Standard 1800-2009).

HDL

- Hardware Description Language
- Verilog HDL
- VHDL

Verilog HDL != VHDL

- These are two different Languages!
- Verilog is closer to C
- VHDL is closer to Ada




[Figure 2.35 from the textbook]

"Hello World" in Verilog

```
module main;
initial
begin
$display("Hello world!");
$finish;
end
endmodule
```

[http://en.wikipedia.org/wiki/Verilog]

The Three Basic Logic Gates




NOT gate

AND gate

OR gate

[Figure 2.8 from the textbook]


How to specify a NOT gate in Verilog



NOT gate


How to specify a NOT gate in Verilog

we'll use the letter y for the output



NOT gate

How to specify a NOT gate in Verilog




not (y, x)

NOT gate

Verilog code

How to specify an AND gate in Verilog




and (f, x1, x2)

AND gate

Verilog code

How to specify an OR gate in Verilog




or (f, x1, x2)


OR gate

Verilog code

2-1 Multiplexer



[Figure 2.36 from the textbook]




module example1 (x1, x2, s, f);
input x1, x2, s;
output f;

not (k, s); and (g, k, x1); and (h, s, x2); or (f, g, h);

endmodule


[Figure 2.37 from the textbook]



module example3 (x1, x2, s, f);
input x1, x2, s;
output f;

assign $f = (\sim s \& x1) | (s \& x2);$

endmodule




// Behavioral specification module example5 (x1, x2, s, f); input x1, x2, s; output f; I reg f;

always @(x1 or x2 or s)
if (s == 0)
 f = x1;
else
 f = x2;

endmodule

[Figure 2.42 from the textbook]




// Behavioral specification
module example5 (input x1, x2, s, output reg f);


endmodule

Another Example

Let's Write the Code for This Circuit



Let's Write the Code for This Circuit




module example2 (x1, x2, x3, x4, f, g, h);
 input x1, x2, x3, x4;
 output f, g, h;

and (z1, x1, x3); and (z2, x2, x4); or (g, z1, z2); or (z3, x1, ~x3); or (z4, ~x2, x4); and (h, z3, z4); or (f, g, h);

endmodule

Let's Write the Code for This Circuit



module example4 (x1, x2, x3, x4, f, g, h);
 input x1, x2, x3, x4;
 output f, g, h;


assign g = (x1 & x3) | (x2 & x4); **assign** $h = (x1 | \sim x3) \& (\sim x2 | x4);$ **assign** f = g | h;

endmodule

Yet Another Example

A logic circuit with two modules


Top-level module



The adder module


а	0	0	1	1
+ <i>b</i>	+ 0	+1	+ 0	+1
<i>s</i> ₁ <i>s</i> ₀	0 0	0 1	0 1	10

(a) Evaluation of S = a + b



[Figure 2.12 from the textbook]

The adder module



// An adder module
module adder (a, b, s1, s0);
input a, b;
output s1, s0;

assign s1 = a & b; **assign** s0 = a ^ b;

endmodule

[Figure 2.45 from the textbook]

The display module

The display module

 $a = \overline{s_0}$ *b* = 1 $c = \overline{s_1}$ $d = \overline{s_0}$ $e = \overline{s_0}$ $f = \overline{s_1} \overline{s_0}$ $g = s_1 \overline{s_0}$

// A module for driving a 7-segment display module display (s1, s0, a, b, c, d, e, f, g); input s1, s0; output a, b, c, d, e, f, g;


assign $a = \sim s0$; assign b = 1; assign $c = \sim s1$; assign $d = \sim s0$; assign $e = \sim s0$; assign $f = \sim s1 \& \sim s0$; assign $g = s1 \& \sim s0$;

endmodule

[Figure 2.46 from the textbook]

Putting it all together

Top-level module



// An adder module
module adder (a, b, s1, s0)
input a, b;
output s1, s0;

assign s1 = a & b; **assign** s0 = a ^ b;

endmodule

// A module for driving a 7-segment display
module display (s1, s0, a, b, c, d, e, f, g);
input s1, s0;

output a, b, c, d, e, f, g;

assign $a = \sim s0$; assign b = 1; assign $c = \sim s1$; assign $d = \sim s0$; assign $e = \sim s0$; assign $f = \sim s1 \& \sim s0$; assign $g = s1 \& \sim s0$; module adder_display (x, y, a, b, c, d, e, f, g);
input x, y;
output a, b, c, d, e, f, g;
wire w1, w0;

```
adder U1 (x, y, w1, w0);
display U2 (w1, w0, a, b, c, d, e, f, g);
```

endmodule

endmodule

Questions?

THE END