

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Registers and Counters

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff

- The second midterm is this Friday.
- Homework 8 is due today.
- Homework 9 went out. It is due on Mon Nov 9.
- No HW due next Monday

Administrative Stuff

- Midterm Exam #2
- When: Friday October 30 @ 4pm.
- Where: This classroom
- What: Chapters 1, 2, 3, 4 and 5.1-5.7
- The exam will be open book and open notes (you can bring up to 3 pages of handwritten notes).

Midterm 2: Format

- The exam will be out of 130 points
- You need 95 points to get an A
- It will be great if you can score more than 100 points.
 - but you can't roll over your extra points ⊗

Midterm 2: Topics

- Binary Numbers and Hexadecimal Numbers
- 1's complement and 2's complement representation
- Addition and subtraction of binary numbers
- Circuits for adders and fast adders
- Single and Double precision IEEE floating point formats
- Converting a real number to the IEEE format
- Converting a floating point number to base 10
- Multiplexers (circuits and function)
- Synthesis of logic functions using multiplexers
- Shannon's Expansion Theorem

Midterm 2: Topics

- Decoders (circuits and function)
- Demultiplexers
- Encoders (binary and priority)
- Code Converters
- K-maps for 2, 3, and 4 variables
- Synthesis of logic circuits using adders, multiplexers, encoders, decoders, and basic logic gates
- Synthesis of logic circuits given constraints on the available building blocks that you can use
- Latches (circuits, behavior, timing diagrams)
- Flip-Flops (circuits, behavior, timing diagrams)

Registers

Register (Definition)

An n-bit structure consisting of flip-flops

Parallel-Access Register

1-bit Parallel-access register



- At the input of the D flip-flop, a 2-to-1 Multiplexer is used to select whether to load a new input value or to retain the old value
- If signal LD = 1 then load the new value
- If signal LD = 0 then retain the old value

4-bit Parallel-access register



Notice that all flip-flops are on the same clock cycle.

Shift Register

A simple shift register



(a) Circuit

	In	Q ₁	Q ₂	Q ₃	$Q_4 = Out$
t_0	1	0	0	0	0
t_1	0	1	0	0	0
t_2	1	0	1	0	0
t_3	1	1	0	1	0
t_4	1	1	1	0	1
t_5	0	1	1	1	0
t_6	0	0	1	1	1
t_7	0	0	0	1	1

(b) A sample sequence

Parallel-Access Shift Register

Parallel-access shift register



A shift register with parallel load and enable control inputs



Register File

Register File

- Register file is a unit containing r registers
 - r can be 4, 8, 16, 32, etc.
- Each register has n bits
 - n can be 4, 8, 16, 32, etc.
 - n defines the data path width
- Output ports (DATA1 and DATA2) are used for reading the register file
 - Any register can be read from any of the ports
 - Each port needs a log₂r bits to specify the read address (RA1 and RA2)
- Input port (LD_DATA) is used for writing data to the register file
 - Write address is also specified by log₂r bits (WA)
 - Writing is enabled by a 1-bit signal (WR)



Register File: Exercise

IRA2

Reg

File

DATA1

DATA2

- Suppose that a register file • RA1 contains 32 registers width of data path is 16 bits (i.e., each register has 16 bits) LD_DATA How many bits are there for each of the \bullet WR signals? RA1 5 5
 - RA2 5
 DATA1 16
 - DATA2 16
 - WA 5
 - LD_DATA 16
 - WR 1

Register file design

- We will design an eight-register file with 4-bit wide registers
- A single 4-bit register and its abstraction are shown below



• We have to use eight such registers to make an eight register file



• How many bits are required to specify a register address?

Reading Circuit

- A 3-bit register address, RA, specifies which register is to be read
- For each output port, we need one 8-to-1 4-bit multiplier



Adding write control to register file

- To write to any register, we need the register's address (WA) and a write register signal (WR)
- A 3-bit write address is decoded if write register signal is present
- One of the eight registers gets a LD signal from the decoder



Counters





The first flip-flop changes on the positive edge of the clock



The first flip-flop changes on the positive edge of the clock The second flip-flop changes on the positive edge of \overline{Q}_0



The first flip-flop changes on the positive edge of the clock The second flip-flop changes on the positive edge of \overline{Q}_0 The third flip-flop changes on the positive edge of \overline{Q}_1





A three-bit down-counter



A three-bit down-counter



Synchronous Counters





The propagation delay through all AND gates combined must not exceed the clock period minus the setup time for the flip-flops



(a) Circuit



(b) Timing diagram

Derivation of the synchronous up-counter



Derivation of the synchronous up-counter



$$T_0 = 1$$

 $T_1 = Q_0$
 $T_2 = Q_0 Q_1$

[Table 5.1 from the textbook]



$$T_0 = 1$$

 $T_1 = Q_0$
 $T_2 = Q_0 Q_1$

In general we have

$$T_{0} = 1$$

$$T_{1} = Q_{0}$$

$$T_{2} = Q_{0} Q_{1}$$

$$T_{3} = Q_{0} Q_{1} Q_{2}$$

...

$$T_{n} = Q_{0} Q_{1} Q_{2} \dots Q_{n-1}$$

Adding Enable and Clear Capability

Inclusion of Enable and Clear capability



Inclusion of Enable and Clear capability



Providing an enable input for a D flip-flop



(a) Using a multiplexer

 $\begin{array}{c|c} D & Q \\ \hline \\ E \\ Clock \end{array} \xrightarrow{} \overline{Q} \end{array}$

(b) Clock gating

Synchronous Counter with D Flip-Flops

A four-bit counter with D flip-flops



Counters with Parallel Load

A counter with parallel-load capability



Reset Synchronization

Motivation

- An n-bit counter counts from 0, 1, ..., 2ⁿ-1
- For example a 3-bit counter counts up as follow
 - 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, ...

- What if we want it to count like this
 - **0**, 1, 2, 3, 4, 5, 0, 1, 2, 3, 4, 5, 0, 1, ...
- In other words, what is the cycle is not a power of 2?

What does this circuit do?



A modulo-6 counter with synchronous reset



(a) Circuit



(b) Timing diagram

A modulo-6 counter with asynchronous reset



A modulo-6 counter with asynchronous reset



Questions?

THE END