

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Simple Processor

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff

• Final Project (7% of your grade)

• This is due this week (during your lab)

Administrative Stuff

- Extra Credit Homework
- Posted on the class web page
- This is due this Friday @ 4pm


Digital System


Datapath circuit


- To store data
- To manipulate data
- To transfer data from one part of the system to another
- Comprise building blocks such as registers, shift registers, counters, multipliers, decoders, encoders, adders, etc.


Control circuit


- Controls the operation of the datapath circuit
- Designed as a FSM





















A Closer Look at the Registers














4-Bit Register














Keeping Data into the Register




Keeping Data into the Register



Keeping Data into the Register




A Closer Look at the Data Bus




Bus Structure

- We need a way to transfer data from any register (device) to any other register (device)
- A bus is simply a set of n wires to transfer an n-bit data




What if two registers write to the bus at the same time?

One way to implement a data bus is to use multiplexers




One way to implement a data bus is to use multiplexers



This requires one multiplexer per bit. Assuming there are four 4-bit registers, we need four 5-to-1 multiplexers.


[Figure 7.4 from the textbook]


One way to implement a data bus is to use multiplexers




[Figure 7.4 from the textbook]

A Closer Look at the Tri-State Driver






Tri-state driver (see Appendix B for more details)




Tri-state driver (see Appendix B for more details)


- Alternative way to implement a data bus
- Allows several devices to be connected to a single wire (this is not possible with regular logic gates because their outputs are always active; an OR gate is needed)
- Note that at any time, at most one of e0, e1, e2, and e3 can be set to 1




An n-bit Tri-State Driver can be constructed using n 1-bit tri-state buffers



2-Bit Register




How to connect two 2-bit registers to a bus (using tri-state drivers)




This shows only two 2-bit registers, but this design scales to more and larger registers.


[Figure 7.3 from the textbook]




Register 1 stores the number $2_{10} = 10_2$ Register 2 stores the number $1_{10} = 01_2$




Initially all control inputs are set to 0 (no reading or writing allowed).




R1_{out} is set to 1 (this enables reading from register 1).




The bits of R1 are now on the data bus (2-bit data bus in this case).




R2_{in} is set to 1 (this enables writing to register 2).




The bits of R1 are still on the bus and they propagate to the multiplexers...




... and on the next positive clock edge to the outputs of the flip-flops of R2.



After the copy is complete $R1_{out}$ and $R2_{in}$ are set to 0.




All control inputs are now disabled (no reading or writing is allowed).




Register 2 now holds the same value as register 1.


Another Example




Initially all control inputs are set to 0 (no reading or writing allowed).




The number $3_{10}=11_2$ is placed on the 2-bit data bus.




R2_{in} is set to 1 (this enables writing to register 2).




The bits of the data propagate the the multiplexers...



... and on the next positive clock edge to the outputs of the flip-flops of R2.





After the loading is complete R2_{in} is set to 0.




Register 2 now stores the number $3_{10}=11_2$.


A Closer Look at the Arithmetic Logic Unit (ALU)






4-Bit Register






Adder/Subtractor unit




[Figure 3.12 from the textbook]

The first two stages of a carry-lookahead adder



[Figure 3.15 from the textbook]

A hierarchical carry-lookahead adder




[Figure 3.17 from the textbook]

Adder/subtractor unit

 Subtraction can be performed by simply adding the 2's complement of the second number, regardless of the signs of the two numbers.


 Thus, the same adder circuit can be used to perform both addition and subtraction !!!

Adder/subtractor unit




[Figure 3.12 from the textbook]


XOR Tricks




XOR as a repeater



XOR as an inverter




Addition: when control = 0




[Figure 3.12 from the textbook]


Addition: when control = 0





[Figure 3.12 from the textbook]


Addition: when control = 0













A Closer Look at the Control Circuit





Design a FSM with input w and outputs

- R0_{in} A_{in}
- R0_{out}

• Gin

• R1_{in} • R1_{out}

• G_{out}

• Done

• Extern

AddSub

- R2_{in} Clear
- R2_{out}
- R3_{in} FR_{in}
- R3_{out}

Design a FSM with input w and outputs

- R0_{in}
- R0_{out}
- R1_{in}
- R1_{out}

• Gin • G_{out}


• A_{in}


- Clear
- R2_{out}

• R2_{in}


- R3_{in} FR_{in}
- R3_{out}


- AddSub
- Extern
- Done





These are helper outputs that are one-hot encoded. They are used to simplify the expressions for the other outputs.






Opera	tion	Fur	nction Performed
Load Rx,	Data	Rx	🗲 Data
Move Rx,	Ry	Rx	← [Ry]
Add Rx,	Ry	Rx	← [Rx] + [Ry]
Sub Rx,	Ry	Rx	← [Rx] - [Ry]

0	perat	tion	Fun	ctic	on Perfo	orn	ned
Load	Rx,	Data	Rx	÷	Data		
Move	Rx,	Ry	Rx	←	[Ry]		
Add	Rx,	Ry	Rx	←	[Rx]	+	[Ry]
Sub	Rx,	Ry	Rx	÷	[Rx]	_	[Ry]


Where Rx and Ry can be one of four possible options: R0, R1, R2, and R3



f_1	$f_{ heta}$	Function
0	0	Load
0	1	Move
1	0	Add
1	1	Sub

Rx_1	Rx_{θ}	Register
0	0	R0
0	1	R1
1	0	R2
1	1	R3


Ry_1	Ry ₀	Register
0	0	R0
0	1	R1
1	0	R2
1	1	R3





f_1	$f_{ heta}$	Function
0	0	Load
0	1	Move
1	0	Add
1	1	Sub


Rx_1	Rx_{θ}	Register
0	0	R0
0	1	R1
1	0	R2
1	1	R3


Ry_1	Ry ₀	Register
0	0	R0
0	1	R1
1	0	R2
1	1	R3















f_1	$f_{ heta}$	Function
0	0	Load
0	1	Move
1	0	Add
1	1	Sub

Rx_1	Rx_{θ}	Register
0	0	R0
0	1	R1
1	0	R2
1	1	R3


Ry_1	Ry ₀	Register
0	0	R0
0	1	R1
1	0	R2
1	1	R3



f_1	$f_{ heta}$	Function
0	0	Load
0	1	Move
1	0	Add
1	1	Sub

Rx_1	Rx_{θ}	Register
0	0	R0
0	1	R1
1	0	R2
1	1	R3

Ry_1	Ry ₀	Register
0	0	R0
0	1	R1
1	0	R2
1	1	R3



f_1	$f_{ heta}$	Function
0	0	Load
0	1	Move
1	0	Add
1	1	Sub

Rx_1	Rx_{θ}	Register
0	0	R0
0	1	R1
1	0	R2
1	1	R3

Ry_1	Ry ₀	Register
0	0	R0
0	1	R1
1	0	R2
1	1	R3

Similar Encoding is Used by Modern Chips

MIPS32 Add Immediate Instruction

001000 00001 00010 000000010101110

OP Code Addr 1 Addr 2 Immediate value

Equivalent mnemonic:

addi \$r1, \$r2, 350

[http://en.wikipedia.org/wiki/Instruction_set]

Sample Assembly Language Program For This Processor

Move	R3,	R0
Add	R1,	R3
Sub	R0,	R2
Load	R2,	Data

Machine Language	Assembly Language	Meaning / Interpretation		
011100	Move R3, R0	R3 🗲 [R0]		
100111	Add R1, R3	R1 🗲 [R1] + [R3]		
110010	Sub R0, R2	R0 🗲 [R0] - [R2]		
001000	Load R2, Data	R2 🗲 Data		

Machine Language	Assembly Language	Meaning / Interpretation		
011100	Move R3, R0	R3 🗲 [R0]		
1001 11	Add R1, R3	R1 🗲 [R1] + [R3]		
1100 10	Sub R0, R2	R0 ← [R0] - [R2]		
001000	Load R2, Data	R2 🗲 Data		

Machine Language	Assembly Language	Meaning / Interpretation	
011100	Move R3, R0	R3 🗲 [R0]	
100111	Add R1, R3	R1 🗲 [R1] + [R3]	
110010	Sub R0, R2	R0 🗲 [R0] - [R2]	
001000	Load R2, Data	R2 🗲 Data	

For short, each line can be expressed as a hexadecimal number

Machine Language	Assembly Language	Meaning / Interpretation
1C	Move R3, R0	R3 🗲 [R0]
27	Add R1, R3	R1 [R1] + [R3]
32	Sub R0, R2	R0 ← [R0] - [R2]
08	Load R2, Data	R2 🗲 Data

Intel 8086	; Entry stack para ; [BP+6] = le ; [BP+4] = sr	memory from meters en, Number of cc, Address o st, Address o	one location to another. bytes to copy of source data block of target data block
0000:1000	, AX - ZEIO org	1000h	; Start at 0000:1000h
0000:1000 0000:1000 55 0000:1001 89 E5 0000:1003 06 0000:1004 8B 4E 06 0000:1007 E3 11 0000:1009 8B 76 04 0000:100C 8B 7E 02 0000:100F 1E 0000:1010 07	_memcpy proc push mov push mov jcxz mov pop	<pre>bp,sp es cx,[bp+6] done si,[bp+4] di,[bp+2]</pre>	; Set up the call frame ; Save ES ; Set CX = len ; If len=0, return ; Set SI = src ; Set DI = dst ; Set ES = DS
0000:1011 8A 04 0000:1013 88 05 0000:1015 46 0000:1016 47 0000:1017 49 0000:1018 75 F7 0000:1018 5D 0000:1018 5D 0000:1016 C3	loop mov mov inc inc dec jnz done pop pop sub ret	[di],al si di cx loop es bp ax,ax	<pre>; Load AL from [src] ; Store AL to [dst] ; Increment src ; Increment dst ; Decrement len ; Repeat the loop ; Restore ES ; Restore previous call frame ; Set AX = 0 ; Return</pre>
0000:101F	end pr	COC	[http://en.wikipedia.org/wiki/Intel_8086]

Intel 8086 Memory Address	; Entry stat ; [BP+ ; [BP+ ; [BP+ ; [BP+ ; ; Return re	ock of me ck parame 6] = len, 4] = src, 2] = dst,	emory from of eters Number of Address of	one location to another. bytes to copy f source data block f target data block
0000:1000		org	1000h	; Start at 0000:1000h
0000:1000 0000:1000 55 0000:1001 89 E5 0000:1003 06 0000:1004 8B 4E 06 0000:1007 E3 11 0000:1007 8B 76 04 0000:1007 8B 7E 02 0000:1007 1E 0000:101 07	_тетсру	mov push mov jcxz mov mov push	<pre>cx,[bp+6] done si,[bp+4]</pre>	<pre>; Set up the call frame ; Save ES ; Set CX = len ; If len=0, return ; Set SI = src ; Set DI = dst ; Set ES = DS</pre>
0000:1011 8A 04 0000:1013 88 05 0000:1015 46 0000:1016 47 0000:1017 49 0000:1018 75 F7 00000:101A 07 0000:101B 5D 0000:101C 29 C0	loop done	mov inc inc dec jnz pop	[di],al	<pre>; Load AL from [src] ; Store AL to [dst] ; Increment src ; Increment dst ; Decrement len ; Repeat the loop ; Restore ES ; Restore previous call frame ; Set AX = 0</pre>
0000:101E C3 0000:101F		ret end proc		; Return [http://en.wikipedia.org/wiki/Intel_8086]

Intel 8086	8086 ; _memcpy(dst, src, len) ; Copy a block of memory from one location to another.					
	; Entry stack parameters ; [BP+6] = len, Number of bytes to copy ; [BP+4] = src, Address of source data block ; [BP+2] = dst, Address of target data block					
Machine Language	; Return registe ; AX = Zero					
0000:1000	org	1000h	; Start at 0000:1000h			
0000:1000 0000:1000 55 0000:1001 89 E5 0000:1003 06 0000:1004 8B 4E 06 0000:1007 E3 11 0000:1009 8B 76 04 0000:100C 8B 7E 02 0000:100F 1E 0000:1010 07	_memcpy proc push mov push mov jcxz mov pop	<pre>bp bp,sp es cx,[bp+6] done si,[bp+4] di,[bp+2]</pre>	; Set up the call frame ; Save ES ; Set CX = len ; If len=0, return ; Set SI = src ; Set DI = dst ; Set ES = DS			
0000:1011 8A 04 0000:1013 88 05 0000:1015 46 0000:1016 47 0000:1017 49 0000:1018 75 F7	loop mov mov inc inc dec jnz	al,[si] [di],al si di cx loop	; Load AL from [src] ; Store AL to [dst] ; Increment src ; Increment dst ; Decrement len ; Repeat the loop			
0000:101A 07 0000:101B 5D 0000:101C 29 C0 0000:101E C3 0000:101F	done pop pop sub ret end	es bp ax,ax proc	; Restore ES ; Restore previous call frame ; Set AX = 0 ; Return [http://en.wikipedia.org			


g/wiki/Intel_8086]

Intel 8086	; _memcpy(dst, src, len) ; Copy a block of memory from one location to another.				
	; ; Entry stack parameters ; [BP+6] = len, Number of bytes to copy ; [BP+4] = src, Address of source data block ; [BP+2] = dst, Address of target data block				
	; Return registers Assembly ; AX = Zero Language				
0000:1000	org 1000h	; Start at 0000:1000h			
0000:1000 0000:1000 55 0000:1001 89 E5 0000:1003 06 0000:1004 8B 4E 06 0000:1007 E3 11 0000:1009 8B 76 04 0000:100C 8B 7E 02 0000:100F 1E 0000:1010 07	_memcpy proc push bp mov bp,sp push es mov cx,[bp+6] jcxz done mov si,[bp+4] mov di,[bp+2] push ds pop es	; If len=0, return ; Set SI = src			
0000:1011 8A 04 0000:1013 88 05 0000:1015 46 0000:1016 47 0000:1017 49 0000:1018 75 F7	<pre>loop mov al,[si] mov [di],al inc si inc di dec cx jnz loop</pre>	; Load AL from [src] ; Store AL to [dst] ; Increment src ; Increment dst ; Decrement len ; Repeat the loop			
0000:101A 07 0000:101B 5D 0000:101C 29 C0 0000:101E C3 0000:101F	done pop es pop bp sub ax,ax ret end proc	<pre>; Restore ES ; Restore previous call frame ; Set AX = 0 ; Return [http://en.wikipedia.org/wiki/Intel_8086]</pre>			


Intel 8086	<pre>; _memcpy(dst, src, len) ; Copy a block of memory from one location to another. ; ; ; Entry stack parameters ; [BP+6] = len, Number of bytes to copy ; [BP+4] = src, Address of source data block ; [BP+2] = dst, Address of target data block ;</pre>					
	; Return registers ; AX = Zero		Comments			
0000:1000	org	1000h	; Start at 0000:1000h			
0000:1000 0000:1000 55 0000:1001 89 E5 0000:1003 06 0000:1004 8B 4E 06 0000:1007 E3 11 0000:1009 8B 76 04 0000:100C 8B 7E 02 0000:100F 1E 0000:1010 07	_memcpy proc push mov push mov jcxz mov pop	done si,[bp+4]	; Set up the call frame ; Save ES ; Set CX = len ; If len=0, return ; Set SI = src ; Set DI = dst ; Set ES = DS			
0000:1011 8A 04 0000:1013 88 05 0000:1015 46 0000:1016 47 0000:1017 49 0000:1018 75 F7	loop mov mov inc inc dec jnz done pop	al,[si] [di],al si di cx loop es	<pre>; Load AL from [src] ; Store AL to [dst] ; Increment src ; Increment dst ; Decrement len ; Repeat the loop ; Restore ES</pre>			
0000:101A 07 0000:101B 5D 0000:101C 29 C0 0000:101E C3 0000:101F	pop sub ret end pro	bp ax,ax	; Restore previous call frame ; Set AX = 0 ; Return [http://en.wikipedia.c	org/wiki/Intel_8086]		

Another Part of The Control Circuit


A part of the control circuit for the processor




What are the components?




2-Bit Up-Counter




2-bit Synchronous Up-Counter




2-bit Synchronous Up-Counter with Enable




2-to-4 Decoder with Enable Input




2-to-4 Decoder with an Enable Input





2-to-4 Decoder with an Enable Input





(always enabled in this example)


























Meaning/Explanation


- This is like a FSM that cycles through its four states one after another.
- But it also can be reset to go to state 0 at any time.
- The implementation uses a counter followed by a decoder. The outputs of the decoder are one-hotencoded.
- This is like choosing a state assignment for an FSM in which there is one Flip-Flop per state, i.e., one-hot encoding (see Section 6.2.1 in the textbook)


Deriving the Control Signals

Design a FSM with input w and outputs


- R0_{in} A_{in}
- R0_{out}
- R1_{in} •
- R1_{out}
- Gin • G_{out}
- R2_{in} Clear
- R2_{out}
- R3_{in} FR_{in}
- R3_{out}


- AddSub
- Extern
- Done






These are helper outputs that are one-hot encoded. They are used to simplify the expressions for the other outputs.







Another Control Signal



Yet Another Control Signal




Expressing the 'FR_{in}' signal



the function register

Expressing the 'Clear' signal




or when w=0 and no operation is being executed (i.e., $T_0=1$).

Control signals asserted in each time step

	T ₁	T_2	T ₃		
(Load): I ₀	Extern R _{in} = X Done				
(Move): I ₁	R _{in} = X R _{out} = Y Done				
(Add): I ₂	R _{out} = X A _{in}	R _{out} = Y G _{in} AddSub = 0	G _{out} R _{in} = X Done		
(Sub): I ₃	R _{out} = X A _{in}	R _{out} = Y G _{in} AddSub = 1	G _{out} R _{in} = X Done		


Control signals asserted in each time step



These are the outputs of the first 2-to-4 decoder that is connected to the two most significant bits of the function register. They are one-hot encoded so only one of them is active at any given time (see Fig 7.11).


[Table 7.2 from the textbook]

The I_0 , I_1 , I_2 , I_3 and T_0 , T_1 , T_2 , T_3 Signals



[Figure 7.11 from the textbook]


Different Operations Take Different Amount of Time




Operations performed by this processor

0	Operation		Function Performed				
Load	Rx,	Data	Rx	÷	Data		
Move	Rx,	Ry	Rx	←	[Ry]		
Add	Rx,	Ry	Rx	←	[Rx]	+	[Ry]
Sub	Rx,	Ry	Rx	÷	[Rx]	—	[Ry]

Where Rx and Ry can be one of four possible options: R0, R1, R2, and R3




Expressing the 'Extern' signal




Extern = $I_0 T_1$

Expressing the 'Done' signal




Done =
$$(I_0 + I_1)T_1 + (I_2 + I_3)T_3$$

Expressing the 'A_{in}' signal




$$A_{in} = (I_2 + I_3)T_1$$

Expressing the 'G_{in}' signal




 $G_{in} = (I_2 + I_3)T_2$

Expressing the 'G_{out}' signal




$$\mathbf{G}_{\text{out}} = (\mathbf{I}_2 + \mathbf{I}_3)\mathbf{T}_3$$

Expressing the 'AddSub' signal




AddSub = I_3

Expressing the 'R0_{in}' signal




 $R0_{in} = (I_0 + I_1)T_1X_0 + (I_2 + I_3)T_3X_0$

Expressing the 'R1_{in}' signal




 $R1_{in} = (I_0 + I_1)T_1X_1 + (I_2 + I_3)T_3X_1$

Expressing the 'R2_{in}' signal




 $R_{in}^{2} = (I_{0} + I_{1})T_{1}X_{2} + (I_{2} + I_{3})T_{3}X_{2}$

Expressing the 'R3_{in}' signal




 $R_{in}^{3} = (I_{0} + I_{1})T_{1}X_{3} + (I_{2} + I_{3})T_{3}X_{3}$

Expressing the 'R0_{out}' signal




 $RO_{out} = I_1 T_1 Y_0 + (I_2 + I_3) (T_1 X_0 + T_2 Y_0)$

Expressing the 'R1_{out}' signal




 $R_{out}^{1} = I_{1}T_{1}Y_{1} + (I_{2} + I_{3})(T_{1}X_{1} + T_{2}Y_{1})$

Expressing the 'R2_{out}' signal



 $R_{out}^{2} = I_{1}T_{1}Y_{2} + (I_{2} + I_{3}) (T_{1}X_{2} + T_{2}Y_{2})$

Expressing the 'R3_{out}' signal




 $R_{out}^{3} = I_{1}T_{1}Y_{3} + (I_{2} + I_{3}) (T_{1}X_{3} + T_{2}Y_{3})$

Derivation of the Control Inputs

• For more insights into these derivations see pages 434 and 435 in the textbook

Some Additional Topics

The ALU for the Simple Processor




[Figure 7.9 from the textbook]

Another Arithmetic Logic Unit (ALU)


- Arithmetic Logic Unit (ALU) computes arithmetic or logic functions
- Example: A four-function ALU has two selection bits S1 S0 (also called OpCode) to specify the function
 - 00 (ADD), 01 (SUB), 10 (AND), 11 (OR)
- Then the following set up will work

S1	S 0	Function
0	0	ADD
0	1	SUB
1	0	AND
1	1	OR




An Alternative Design of Four-Function ALU

- The previous design is not very efficient as it uses an adder and a subtractor circuit
- We can design an add/subtract unit as discussed earlier
- Then we can design a logical unit (AND and OR) separately
- Then select appropriate output as result
- What are the control signals, Add/Sub, Select0, and Select1?



Examples of Some Famous Microprocessors

Intel's 4004 Chip




[http://en.wikipedia.org/wiki/Intel_4004]

Technical specifications

- Maximum clock speed was 740 kHz
- Instruction cycle time: 10.8 µs (8 clock cycles / instruction cycle)
- Instruction execution time 1 or 2 instruction cycles (10.8 or 21.6 µs), 46300 to 92600 instructions per second
- Built using 2,300 transistors


Technical specifications

- Separate program and data storage.
- The 4004, with its need to keep pin count down, used a single multiplexed 4-bit bus for transferring:
 - 12-bit addresses
 - 8-bit instructions
 - 4-bit data words
- Instruction set contained 46 instructions (of which 41 were 8 bits wide and 5 were 16 bits wide)
- Register set contained 16 registers of 4 bits each
- Internal subroutine stack, 3 levels deep.




	Intel 40	004 registe	nrs					
$^{1}_{1}$ $^{1}_{0}$ $^{0}_{9}$ $^{0}_{8}$	0 ₇ 0 ₆ 0 ₅ 0 ₄	0 ₃ 0 ₂ 0 ₁ 0 ₀	(bit position)					
Main regist	ters							
		А	Accumulator					
	R0	R1						
	R2	R3						
	R4	R5						
	R6	R7						
	R8	R9						
	R10	R11						
	R12	R13						
	R14	R15						
Program co	ounter							
	PC		Program Counter					
Push-down address call stack								
	PC1		Call level 1					
	PC2		Call level 2					
	PC3		Call level 3					
Status regi	ster							
		C P Z S	Flags					

Intel's 8086 Chip



[http://en.wikipedia.org/wiki/Intel_8086]

		Intel 8086 register	S
1, 1, 1, 1, 1,	1 1 1 1 1 1 1 0 0 5 1 5 1 4 1 3 1 2 1 1 0 9 6	-	
Main regis		57054521	
	AH	AL	AX (primary accumulator)
	ВН	BL	BX (base, accumulator)
	СН	CL	CX (counter, accumulator)
	DH	DL	DX (accumulator, other functions)
Index regi	sters		
0000		SI	Source Index
0000	1	DI	Destination Index
0000	E	3P	Base Pointer
0000	SP		Stack Pointer
Program c	ounter		
0000	IP		Instruction Pointer
Segment r	egisters		
	CS	0000	Code Segment
	DS	0000	Data Segment
	ES	0000	ExtraSegment
	SS	0000	Stack Segment
Status reg			
	O D I T	SZ-A-P-	C Flags [http://en.wikipedia.org/w



[http://en.wikipedia.org/wiki/Intel_8086]

Questions?

THE END