

# **CprE 281: Digital Logic**

**Instructor: Alexander Stoytchev** 

http://www.ece.iastate.edu/~alexs/classes/

# **Design Examples**

#### **Administrative Stuff**

- HW3 is out
- It is due on Monday Sep 12 @ 4pm.
- Please write clearly on the first page (in BLOCK CAPITAL letters) the following three things:
  - Your First and Last Name
  - Your Student ID Number
  - Your Lab Section Letter
- Also, please
  - Staple your pages

#### **Administrative Stuff**

#### **TA Office Hours:**

11:00am-1:00pm on Wednesdays (Jinyuan Jia)
 Location: TLA (Coover Hall - first floor)


9:50am-11:50am on Thursday (Siyuan Lu)
 Location: TLA (Coover Hall - first floor)

#### **Administrative Stuff**

Homework Solutions will be posted on BlackBoard

#### **Quick Review**

#### The Three Basic Logic Gates



$$x_1$$
 $x_2$ 
 $x_1 \cdot x_2$ 


$$x_1$$
 $x_2$ 
 $x_1 + x_2$ 

NOT gate


AND gate

OR gate

You can build any circuit using only these three gates



(a) Dual-inline package



(b) Structure of 7404 chip

Figure B.21. A 7400-series chip.






Figure B.22. An implementation of  $f = x_1x_2 + \overline{x}_2x_3$ .

#### **NAND Gate**




$x_1$	$x_2$	f
0	0	1
0	1	1
1	0	1
1	1	0

## **NOR Gate**



$x_1$	$x_2$	f
0	0	1
0	1	0
1	0	0
1	1	0

#### **AND** followed by **NOT** = **NAND**




$$x_1$$
 $x_2$ 
 $x_1 \cdot x_2$ 

$x_1$	$x_2$		<u>f</u>
0	0	0	1
0	1 0	0	1
1		l	1
1	1	1	0

$$egin{array}{c|cccc} x_1 & x_2 & \mathbf{f} \\ \hline 0 & 0 & 1 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ \hline \end{array}$$

# NAND followed by NOT = AND



$$x_1$$
 $x_2$ 
 $x_1 \cdot x_2$ 

$x_1$	$x_2$	$\lfloor \mathbf{f} \rfloor$	<u>f</u>
0	0	1	0
0	1 0	1	0
1	0		0
1	1	0	1

$$egin{array}{c|cccc} x_1 & x_2 & f \\ \hline 0 & 0 & 0 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 1 \\ \hline \end{array}$$

## OR followed by NOT = NOR


$$x_1$$
 $x_2$ 
 $x_1 + x_2$ 
 $x_2$ 

$$x_1$$
 $x_2$ 
 $\overline{x_1 + x_2}$ 

$x_1$	$x_2$	f	f
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

$$\begin{array}{c|ccc} x_1 & x_2 & f \\ \hline 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 0 \\ \end{array}$$

## NOR followed by NOT = OR



$$x_1$$
 $x_2$ 
 $x_1 + x_2$ 

$x_1$	$x_2$	f	f
0	0	1	0
0	0 1 0	0	1
1	0	0	1
1	1	0	1


$$egin{array}{c|cccc} x_1 & x_2 & \mathbf{f} \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \\ \hline \end{array}$$


#### Why do we need two more gates?


They can be implemented with fewer transistors.


(more about this later)

#### **Building a NOT Gate with NAND**










Thus, the two truth tables are equal!


#### Building an AND gate with NAND gates



#### **Truth Table**

Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1

#### **Building an OR gate with NAND gates**



#### **Truth Table**

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	1

#### **Implications**

Any Boolean function can be implemented with only NAND gates!

#### **Implications**

Any Boolean function can be implemented with only NAND gates!

The same is also true for NOR gates!

# **Another Synthesis Example**

#### Truth table for a three-way light control

$x_1$	$x_2$	$x_3$	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

# Minterms and Maxterms (with three variables)

Row number	$  x_1  $	$x_2$	$x_3$	Minterm	Maxterm
0 1 2 3 4 5 6 7	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$m_0 = \overline{x}_1 \overline{x}_2 \overline{x}_3 \ m_1 = \overline{x}_1 \overline{x}_2 x_3 \ m_2 = \overline{x}_1 x_2 \overline{x}_3 \ m_3 = \overline{x}_1 x_2 x_3 \ m_4 = x_1 \overline{x}_2 \overline{x}_3 \ m_5 = x_1 \overline{x}_2 x_3 \ m_6 = x_1 x_2 \overline{x}_3 \ m_7 = x_1 x_2 x_3$	$M_{0} = x_{1} + x_{2} + x_{3}$ $M_{1} = x_{1} + x_{2} + \overline{x}_{3}$ $M_{2} = x_{1} + \overline{x}_{2} + x_{3}$ $M_{3} = x_{1} + \overline{x}_{2} + \overline{x}_{3}$ $M_{4} = \overline{x}_{1} + x_{2} + x_{3}$ $M_{5} = \overline{x}_{1} + x_{2} + \overline{x}_{3}$ $M_{6} = \overline{x}_{1} + \overline{x}_{2} + x_{3}$ $M_{7} = \overline{x}_{1} + \overline{x}_{2} + \overline{x}_{3}$

#### Let's Derive the SOP form


$x_1$	$x_2$	$x_3$	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

#### Let's Derive the SOP form

$x_1$	$x_2$	$x_3$	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$f = m_1 + m_2 + m_4 + m_7$$
  
=  $\bar{x}_1 \bar{x}_2 x_3 + \bar{x}_1 x_2 \bar{x}_3 + x_1 \bar{x}_2 \bar{x}_3 + x_1 x_2 x_3$ 

# Sum-of-products realization



#### Let's Derive the POS form


$x_1$	$x_2$	$x_3$	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1 0
1	1	0	0
1	1	1	1

#### Let's Derive the POS form

$x_1$	$x_2$	$x_3$	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$f = M_0 \cdot M_3 \cdot M_5 \cdot M_6$$
  
=  $(x_1 + x_2 + x_3)(x_1 + \overline{x}_2 + \overline{x}_3)(\overline{x}_1 + x_2 + \overline{x}_3)(\overline{x}_1 + \overline{x}_2 + x_3)$ 

#### **Product-of-sums realization**




# Multiplexers


## 2-1 Multiplexer (Definition)

- Has two inputs: x<sub>1</sub> and x<sub>2</sub>
- Also has another input line s
- If s=0, then the output is equal to x<sub>1</sub>
- If s=1, then the output is equal to x<sub>2</sub>


#### **Graphical Symbol for a 2-1 Multiplexer**




# **Analogy: Railroad Switch**



# **Analogy: Railroad Switch**



#### **Analogy: Railroad Switch**



This is not a perfect analogy because the trains can go in either direction, while the multiplexer would only allow them to go from top to bottom.

#### Truth Table for a 2-1 Multiplexer

$s x_1 x_2$	$f(s, x_1, x_2)$
000	0
001	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

$s x_1 x_2$	$f(s, x_1, x_2)$
000	0
0 0 1	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

$s x_1 x_2$	$f(s, x_1, x_2)$
000	0
001	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

$s x_1 x_2$	$f(s, x_1, x_2)$
000	0
001	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

Where should we put the negation signs?

$$s x_1 x_2$$

$$s x_1 x_2$$

$$s x_1 x_2$$

$$s x_1 x_2$$

$s x_1 x_2$	$f(s, x_1, x_2)$	
000	0	
001	0	
010	1	$\overline{s} x_1 \overline{x}_2$
0 1 1	1	$\overline{s} x_1 x_2$
100	0	
101	1	$s \overline{x_1} x_2$
110	0	
111	1	$s x_1 x_2$

$s x_1 x_2$	$f(s, x_1, x_2)$	
000	0	
0 0 1	0	
010	1	$\overline{s} x_1 \overline{x}_2$
0 1 1	1	$\overline{s} x_1 x_2$
100	0	
101	1	$s \overline{x_1} x_2$
110	0	
111	1	$s x_1 x_2$

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x_2} + \overline{s} x_1 x_2 + s \overline{x_1} x_2 + s x_1 x_2$$

#### Let's simplify this expression

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x}_2 + \overline{s} x_1 x_2 + s \overline{x}_1 x_2 + s x_1 x_2$$

#### Let's simplify this expression

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x_2} + \overline{s} x_1 x_2 + s \overline{x_1} x_2 + s x_1 x_2$$

$$f(s, x_1, x_2) = \overline{s} x_1 (\overline{x_2} + x_2) + s (\overline{x_1} + x_1) x_2$$


#### Let's simplify this expression

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x}_2 + \overline{s} x_1 x_2 + s \overline{x}_1 x_2 + s x_1 x_2$$

$$f(s, x_1, x_2) = \overline{s} x_1 (\overline{x_2} + x_2) + s (\overline{x_1} + x_1) x_2$$

$$f(s, x_1, x_2) = \overline{s} x_1 + s x_2$$

#### Circuit for 2-1 Multiplexer



#### More Compact Truth-Table Representation

$s x_1 x_2$	$f(s, x_1, x_2)$
0 0 0	0
0 0 1	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

(a)Truth table

S	$f(s, x_1, x_2)$
0	$x_1$
1	$x_2$

#### 4-1 Multiplexer (Definition)


- Has four inputs:  $w_0$ ,  $w_1$ ,  $w_2$ ,  $w_3$
- Also has two select lines: s<sub>1</sub> and s<sub>0</sub>
- If s<sub>1</sub>=0 and s<sub>0</sub>=0, then the output f is equal to w<sub>0</sub>
- If s<sub>1</sub>=0 and s<sub>0</sub>=1, then the output f is equal to w<sub>1</sub>
- If  $s_1=1$  and  $s_0=0$ , then the output f is equal to  $w_2$
- If  $s_1=1$  and  $s_0=1$ , then the output f is equal to  $w_3$

#### 4-1 Multiplexer (Definition)

- Has four inputs:  $w_0$ ,  $w_1$ ,  $w_2$ ,  $w_3$
- Also has two select lines: s<sub>1</sub> and s<sub>0</sub>
- If s<sub>1</sub>=0 and s<sub>0</sub>=0, then the output f is equal to w<sub>0</sub>
- If s<sub>1</sub>=0 and s<sub>0</sub>=1, then the output f is equal to w<sub>1</sub>
- If  $s_1=1$  and  $s_0=0$ , then the output f is equal to  $w_2$
- If  $s_1=1$  and  $s_0=1$ , then the output f is equal to  $w_3$

We'll talk more about this when we get to chapter 4, but here is a quick preview.

#### **Graphical Symbol and Truth Table**



(a) Graphic symbol

<i>s</i> <sub>1</sub>	$s_0$	f
0	0	$w_0$
0	1	$w_1$
1	0	$w_2$
1	1	$w_3$

(b) Truth table


$S_1S_0$	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	F S <sub>1</sub> S <sub>0</sub>	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>6</sub>	F S <sub>1</sub> S <sub>0</sub>	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> F	S <sub>1</sub> S <sub>0</sub> I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> F
0 0	0 0 0 0	0 0 1	0 0 0 0	0 1 0	0 0 0 0 0	1 1 0 0 0 0 0
	0 0 0 1	1	0 0 0 1	0	0 0 0 1 0	0 0 0 1 0
	0 0 1 0	0	0 0 1 0	1	0 0 1 0 0	0 0 1 0 0
	0 0 1 1	1	0 0 1 1	1	0 0 1 1 0	0 0 1 1 0
	0 1 0 0	0	0 1 0 0	0	0 1 0 0 1	0 1 0 0 0
	0 1 0 1	1	0 1 0 1	0	0 1 0 1 1	0 1 0 1 0
	0 1 1 0	0	0 1 1 0	1	0 1 1 0 1	0 1 1 0 0
	0 1 1 1	1	0 1 1 1	1	0 1 1 1 1	0 1 1 1 0
	1 0 0 0	0	1 0 0 0	0	1 0 0 0 0	1 0 0 0 1
	1 0 0 1	1	1 0 0 1	0	1 0 0 1 0	1 0 0 1 1
	1 0 1 0	0	1 0 1 0	1	1 0 1 0 0	1 0 1 0 1
	1 0 1 1	1	1 0 1 1	1	1 0 1 1 0	1 0 1 1 1
	1 1 0 0	0	1 1 0 0	0	1 1 0 0 1	1 1 0 0 1
	1 1 0 1	1	1 1 0 1	0	1 1 0 1 1	1 1 0 1 1
	1 1 1 0	0	1 1 1 0	1	1 1 1 0 1	1 1 1 0 1
	1 1 1 1	1	1 1 1 1	1	1 1 1 1 1	1 1 1 1 1


$S_1S_0$	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub>	$I_0$	F	$S_1S_0$	$I_3$	I <sub>2</sub>	$I_1$	$I_0$	F	S	$S_1S_0$	I <sub>3</sub>	$I_2$	$I_1$	$I_0$	F	$S_1S_0$	I <sub>3</sub>	$I_2$	$I_1$	$I_0$	F
0 0	0 0 0	0	0	0 1	0	0	0	0	0		1 0	0	0	0	0	0	1 1	0	0	0	0	0
	0 0 0	1	1		0	0	0	1	0			0	0	0	1	0		0	0	0	1	0
	0 0 1	0	0		0	0	1	0	1			0	0	1	0	0		0	0	1	0	0
	0 0 1	1	1		0	0	1	1	1			0	0	1	1	0		0	$_{0}$	1	1	0
	0 1 0	0	0		0	1	0	0	0			0	1	0	0	1		0	1	0	0	0
	0 1 0	1	1		0	1	0	1	0			0	1	0	1	1		0	1	0	1	0
	0 1 1	0	0		0	1	1	$_{0}$	1			0	1	1	0	1		0	1	1	0	0
	0 1 1	1	1		0	1.	1	1	1			0	1	1	1	1		0	1	1	1	0
	1 0 0	0	0		1	0	0	0	0			1	0	0	0	0		1	0	0	0	1
	1 0 0	1	1		1	0	0	1	0			1	0	0	1	0		1	0	0	1	1
	1 0 1	0	0		1	0	1	0	1			1	0	1	0	0		1	0	1	0	1
	1 0 1	1	1		1	0	1	1	1			1	0	1	1	0		1	0	1	1	1
	1 1 0	0	0		1	1	0	0	0			1	1	0	0	1		1	1	0	0	1
	1 1 0	1	1		1	1.	0	1	0			1	1	0	1	1		1	1	0	1	1
	1 1 1	0	0		1	1	1	0	1			1	1	1	0	1		1	1	1	0	1
	1 1 1	1	1		1	1	1	1	1			1	1	1	1	1		1	1	1	1	1

$S_1S_0$	I <sub>3</sub> I <sub>2</sub>	I <sub>1</sub>	$I_0$	F	$S_1S_0$	I <sub>3</sub>	I <sub>2</sub>	$I_1$	$I_0$	F	$S_1S_0$	$I_3$	$I_2$	$I_1$	$I_0$	F	$S_1S_0$	$I_3$	$I_2$	$I_1$	$I_0$	F
0 0	0 0	0	0	0	0 1	0	0	0	0	0	1 0	0	0	0	0	0	1 1	0	0	0	0	0
	0 0	0	1	1		0	0	0	1	0		0	0	0	1	0		0	0	0	1	0
	0 0	1	0	0		0	0	1	0	1		0	$_{0}$	1	0	0		0	0	1	0	0
	0 0	1	1	1		0	0	1	1	1		0	0	1	1	0		0	$_{0}$	1	1	0
	0 1	0	0	0		0	1	0	0	0		0	1	0	0	1		0	1	0	0	0
	0 1	0	1	1		0	1	0	1	0		0	1	0	1	1		0	1	0	1	0
	0 1	1	0	0		0	1	1	0	1		0	1	1	0	1		0	1	1	0	0
	0 1	1	1	1		0	1	1	1	1		0	1	1	1	1		0	1	1	1	0
	1 0	0	0	0		1	0	0	0	0		1	0	0	0	0		1	0	0	0	1
	1 0	0	1	1		1	0	0	1	0		1	0	0	1	0		1	0	0	1	1
	1 0	1	0	0		1	0	1	0	1		1	0	1	0	0		1	0	1	0	1
	1 0	1	1	1		1	0	1	1	1		1	0	1	1	0		1	0	1	1	1
	1 1	0	0	0		1	1	0	0	0		1	1	0	0	1		1	1	0	0	1
	1 1	0	1	1		1	1	0	1	0		1	1	0	1	1		1	1	0	1	1
	1 1	1	0	0		1	1	1	0	1		1	1	1	0	1		1	1	1	0	1
	1 1	1	1	1		1	1	1	1	1		1	1	1	1	1		1	1	1	1	1


$S_1S_0$	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	F S <sub>1</sub> S <sub>0</sub>	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub>	I <sub>0</sub> F	$S_1S_0$ $I_3$	I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	F S <sub>1</sub> S <sub>0</sub>	$I_3$	I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	F
0 0	0 0 0 0	0 0 1	0 0 0	0 0	1 0 0	0 0 0	0 1 1	0	0 0 0	0
	0 0 0 1	1	0 0 0	1 0	0	0 0 1	0	0	0 0 1	0
	0 0 1 0	0	0 0 1	0 1	0	0 1 0	0	0	0 1 0	0
	0 0 1 1	1	0 0 1	1 1	0	0 1 1	0	0	0 - 1 - 1	0
	0 1 0 0	0	0 1 0	0 0	0	1 0 0	1	0	1 0 0	0
	0 1 0 1	1	0 1 0	1 0	0	1 0 1	1	0	1 0 1	0
	0 1 1 0	0	0 1 1	0 1	0	1 1 0	1	0	1 1 0	0
	0 1 1 1	1	0 1 1	1 1	0	1 1 1	1	0	1 1 1	0
	1 0 0 0	0	1 0 0	0 0	1	0 0 0	0	1	0 0 0	1
	1 0 0 1	1	1 0 0	1 0	1	0 0 1	0	1	0 0 1	1
	1 0 1 0	0	1 0 1	0 1	1	0 1 0	0	1	0 1 0	1
	1 0 1 1	1	1 0 1	1 1	1	0 1 1	0	1	0 1 1	1
	1 1 0 0	0	1 1 0	0 0	1	1 0 0	1	1	1 0 0	1
	1 1 0 1	1	1 1 0	1 0	1	1 0 1	1	1	1 0 1	1
	1 1 1 0	0	1 1 1	0 1	1	1 1 0	1	1	1 1 0	1
	1 1 1 1	1	1 1 1	1 1	1	1 1 1	1	1	1 - 1 - 1	1

# 4-1 Multiplexer (SOP circuit)





# **Analogy: Railroad Switches**










http://en.wikipedia.org/wiki/Railroad\_switch]

### **Analogy: Railroad Switches**










 $\mathbf{S_1}$ 

# **Analogy: Railroad Switches**








these two switches are controlled together




 $\mathbf{S}_1$ 












# That is different from the SOP form of the 4-1 multiplexer shown below, which uses less gates



# **16-1 Multiplexer**



[ Figure 4.4 from the textbook ]



[http://upload.wikimedia.org/wikipedia/commons/2/26/SunsetTracksCrop.JPG]

#### **Questions?**

#### THE END