

## CprE 281: Digital Logic

## Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

# T Flip-Flops \& <br> <br> JK Flip-Flops 

 <br> <br> JK Flip-Flops}

CprE 281: Digital Logic
lowa State University, Ames, IA
Copyright © Alexander Stoytchev

## Administrative Stuff

- Homework 8 is due next Monday.
- The second midterm exam is next Friday.


## Administrative Stuff

- Midterm Exam \#2
- When: Friday October 28 @ 4pm.
- Where: This classroom
- What: Chapters 1, 2, 3, 4 and 5.1-5.8
- The exam will be open book and open notes (you can bring up to 3 pages of handwritten notes).


## Midterm 2: Format

- The exam will be out of 130 points
- You need 95 points to get an $A$
- It will be great if you can score more than 100 points.
- but you can't roll over your extra points ${ }^{*}$


## Midterm 2: Topics

- Binary Numbers and Hexadecimal Numbers
- 1's complement and 2's complement representation
- Addition and subtraction of binary numbers
- Circuits for adders and fast adders
- Single and Double precision IEEE floating point formats
- Converting a real number to the IEEE format
- Converting a floating point number to base 10
- Multiplexers (circuits and function)
- Synthesis of logic functions using multiplexers
- Shannon's Expansion Theorem


## Midterm 2: Topics

- Decoders (circuits and function)
- Demultiplexers
- Encoders (binary and priority)
- Code Converters
- K-maps for 2, 3, and 4 variables
- Synthesis of logic circuits using adders, multiplexers, encoders, decoders, and basic logic gates
- Synthesis of logic circuits given constraints on the available building blocks that you can use
- Latches (circuits, behavior, timing diagrams)
- Flip-Flops (circuits, behavior, timing diagrams)
- Registers and Register Files


## T Flip-Flop

## Motivation

A slight modification of the D flip-flop that can be used for some nice applications.

In this case, T stands for Toggle.

## T Flip-Flop


[Figure 5.15a from the textbook]

## T Flip-Flop


[ Figure 5.15a from the textbook]

## T Flip-Flop



What is this?
[ Figure 5.15a from the textbook]

## What is this?



It is a 2-to-1 Multiplexer


## What is this?



## It is a T Flip-Flop



## It is a T Flip-Flop



Note that the two inputs to the multiplexer are inverses of each other.

## Another Way to Draw This



## Another Way to Draw This



What is this?

What is this?


## What is this?



It is an XOR


$$
\mathrm{D}=\mathrm{Q} \oplus \mathrm{~T}
$$

## It is an XOR



$$
\mathrm{D}=\mathrm{Q} \oplus \mathrm{~T}
$$

## What is this?



## It is a T Flip-Flop too



## It is a T Flip-Flop too



| $\mathbf{T}$ | $\mathbf{Q}$ | $\mathbf{D}$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## It is a T Flip-Flop too


$\left.\begin{array}{ll|l}\mathbf{T} & \mathbf{Q} & \mathbf{D} \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1\end{array}\right] \quad \mathrm{Q}$

## T Flip-Flop <br> (how it works)

If $\mathbf{T}=\mathbf{0}$ then it stays in its current state

If $\mathrm{T}=1$ then it reverses its current state

In other words the circuit "toggles" its state when $\mathrm{T}=1$. This is why it is called T flip-flop.

## T Flip-Flop <br> (circuit and truth table)



[ Figure $5.15 \mathrm{a}, \mathrm{b}$ from the textbook ]

## T Flip-Flop <br> (circuit and graphical symbol)


[ Figure 5.15a,c from the textbook ]

## T Flip-Flop (Timing Diagram)



Clock

[ Figure 5.15d from the textbook]

## T Flip-Flop (Timing Diagram)


[ Figure 5.15d from the textbook]

## T Flip-Flop (Timing Diagram)


[Figure 5.15d from the textbook]

## T Flip-Flop (Timing Diagram)


[ Figure 5.15d from the textbook ]

## T Flip-Flop (Timing Diagram)



## JK Flip-Flop

## JK Flip-Flop


[ Figure 5.16a from the textbook]

## JK Flip-Flop


(a) Circuit

| J | K | $\mathrm{Q}(\mathrm{t}+1)$ |  |
| :---: | :---: | :---: | :--- |
| 0 | 0 | $\mathrm{Q}(\mathrm{t})$ | Hold |
| 0 | 1 | 0 | Reset |
| 1 | 0 | 1 | Set |
| 1 | 1 | $\overline{\mathrm{Q}}(\mathrm{t})$ | Toggle |

(b) Truth table

(c) Graphical symbol
[ Figure 5.16 from the textbook ]

## JK Flip-Flop (how it works)

A versatile circuit that can be used both as a SR flip-flop and as a $T$ flip flop

If $\mathrm{J}=0$ and $\mathrm{S}=0$ it stays in the same state

Just like SR It can be set and reset $J=S$ and $K=R$

If $\mathrm{J}=\mathrm{K}=1$ then it behaves as a T flip-flop

## JK Flip-Flop <br> (timing diagram)



| J | K | $\mathrm{Q}(\mathrm{t}+1)$ |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{Q}(\mathrm{t})$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | $\bar{Q}(\mathrm{t})$ |

## JK Flip-Flop (timing diagram)



## JK Flip-Flop <br> (timing diagram)



## JK Flip-Flop <br> (timing diagram)



## Questions?

## THE END

