

## CprE 281: Digital Logic

Instructor: Alexander Stoytchev
http://www.ece.iastate.edu/~alexs/classes/

# Simple Processor 

CprE 281: Digital Logic
Iowa State University, Ames, IA
Copyright © Alexander Stoytchev

## Administrative Stuff

- Final Project (7\% of your grade)
- This is due this week (during your lab)


## Digital System

- Datapath circuit
- To store data
- To manipulate data
- To transfer data from one part of the system to another
- Comprise building blocks such as registers, shift registers, counters, multipliers, decoders, encoders, adders, etc.
- Control circuit
- Controls the operation of the datapath circuit
- Designed as a FSM


## A Simple Processor


[ Figure 7.9 from the textbook]

## What are the components?


[ Figure 7.9 from the textbook ]

## Registers


[ Figure 7.9 from the textbook ]

[ Figure 7.9 from the textbook]

## Tri-State Drivers


[ Figure 7.9 from the textbook ]

Arithmetic Logic Unit (ALU)

[ Figure 7.9 from the textbook]

## Control Circuit


[ Figure 7.9 from the textbook ]

## A Closer Look at the Registers

## Register R0


[ Figure 7.9 from the textbook]

## All Registers


[ Figure 7.9 from the textbook ]

## Registers R0, R1, R2 and R3 are accessible to the programmer


[ Figure 7.9 from the textbook ]

Registers A and G are NOT accessible to the programmer

[ Figure 7.9 from the textbook ]

## 4-Bit Register



## Loading Data into the Register



## Loading Data into the Register



## Loading Data into the Register



## Loading Data into the Register



## Keeping Data into the Register



## Keeping Data into the Register



## Keeping Data into the Register



## A Closer Look at the Data Bus


[ Figure 7.9 from the textbook]

## Bus Structure

- We need a way to transfer data from any register (device) to any other register (device)
- A bus is simply a set of $\mathbf{n}$ wires to transfer $\mathbf{n}$-bit data

- What if two registers write to the bus at the same time?


## One way to implement a data bus is to use multiplexers


[ Figure 7.4 from the textbook ]

## One way to implement a data bus is to use multiplexers



This requires one multiplexer per bit.
Assuming there are four 4-bit registers, we need four 5-to-1 multiplexers.

## One way to implement a data bus is to use multiplexers


[ Figure 7.4 from the textbook ]

## A Closer Look at the Tri-State Driver

## Tri-State Driver


[ Figure 7.9 from the textbook]

## All Tri-State Drivers


[ Figure 7.9 from the textbook ]

# Tri-state driver (see Appendix B for more details) 



## Tri-state driver (see Appendix B for more details)

- Alternative way to implement a data bus
- Allows several devices to be connected to a single wire (this is not possible with regular logic gates because their outputs are always active; an OR gate is needed)
- Note that at any time, at most one of e0, e1, e2, and e3 can be set to 1



## An n-bit Tri-State Driver <br> can be constructed using n 1-bit tri-state buffers



## 2-Bit Register



## How to connect two 2-bit registers to a bus (using tri-state drivers)



This shows only two 2-bit registers, but this design scales to more and larger registers.

## Moving the Contents of R1 to R2



Register 1 stores the number $\mathbf{2}_{10}=\mathbf{1 0}_{\mathbf{2}} \quad$ Register 2 stores the number $\mathbf{1}_{10}=\mathbf{0 1}_{\mathbf{2}}$

## Moving the Contents of R1 to R2



Initially all control inputs are set to 0 (no reading or writing allowed).

## Moving the Contents of R1 to R2


$\mathbf{R 1}{ }_{\text {out }}$ is set to 1 (this enables reading from register 1 ).

## Moving the Contents of R1 to R2



The bits of R1 are now on the data bus (2-bit data bus in this case).

## Moving the Contents of R1 to R2


$\mathbf{R 2}_{\text {in }}$ is set to 1 (this enables writing to register 2).

## Moving the Contents of R1 to R2



The bits of R1 are still on the bus and they propagate to the multiplexers...

## Moving the Contents of R1 to R2


... and on the next positive clock edge to the outputs of the flip-flops of R2.

## Moving the Contents of R1 to R2



After the copy is complete $\mathbf{R} 1_{\text {out }}$ and $\mathbf{R} \mathbf{2}_{\text {in }}$ are set to 0 .

## Moving the Contents of R1 to R2



All control inputs are now disabled (no reading or writing is allowed).

## Moving the Contents of R1 to R2



Register 2 now holds the same value as register 1.

Another Example

## Loading Data From The Bus Into R2



Initially all control inputs are set to 0 (no reading or writing allowed).

## Loading Data From The Bus Into R2



The number $3_{10}=11_{2}$ is placed on the 2-bit data bus.

## Loading Data From The Bus Into R2


$\mathbf{R} 2_{\text {in }}$ is set to 1 (this enables writing to register 2).

## Loading Data From The Bus Into R2



The bits of the data propagate the the multiplexers...

## Loading Data From The Bus Into R2


... and on the next positive clock edge to the outputs of the flip-flops of R2.

## Loading Data From The Bus Into R2



After the loading is complete $\mathbf{R 2}_{\text {in }}$ is set to 0 .

## Loading Data From The Bus Into R2



Register 2 now stores the number $3_{10}=11_{2}$.

A Closer Look at the Arithmetic Logic Unit (ALU)

Arithmetic Logic Unit (ALU)

[ Figure 7.9 from the textbook]

## Two Registers


[ Figure 7.9 from the textbook ]

## 4-Bit Register



## Adder/Subtractor


[ Figure 7.9 from the textbook ]

## Adder/Subtractor unit


[ Figure 3.12 from the textbook]

## The first two stages of a carry-lookahead adder


[ Figure 3.15 from the textbook ]

## A hierarchical carry-lookahead adder


[ Figure 3.17 from the textbook ]

## Adder/subtractor unit

- Subtraction can be performed by simply adding the 2's complement of the second number, regardless of the signs of the two numbers.
- Thus, the same adder circuit can be used to perform both addition and subtraction !!!


## Adder/subtractor unit


[ Figure 3.12 from the textbook]

## XOR Tricks


control


## XOR as a repeater



0


## XOR as an inverter



## Addition: when control $=0$


[ Figure 3.12 from the textbook]

## Addition: when control $=0$


[ Figure 3.12 from the textbook]

## Addition: when control $=0$


[ Figure 3.12 from the textbook ]

## Subtraction: when control = 1


[ Figure 3.12 from the textbook ]

## Subtraction: when control = 1


[ Figure 3.12 from the textbook ]

## Subtraction: when control = 1


[ Figure 3.12 from the textbook ]

## Subtraction: when control = 1


[ Figure 3.12 from the textbook ]

A Closer Look at the Control Circuit

## Control Circuit


[ Figure 7.9 from the textbook ]

## Control Signals


[ Figure 7.9 from the textbook ]

## Design a FSM with input w and outputs

- $\mathrm{RO}_{\text {in }}$
- $\mathrm{RO}_{\text {out }}$
- $\mathrm{A}_{\text {in }}$
- AddSub
- Extern
- $\mathrm{R1}_{\text {in }}$
- Gin
- R1 $1_{\text {out }}$
- $\mathbf{G}_{\text {out }}$
- Clear
- $\mathbf{R 2}_{\text {out }}$
- $\mathrm{R}_{\text {in }}$
- $\mathrm{FR}_{\text {in }}$
- R3 ${ }_{\text {out }}$


## Design a FSM with input w and outputs

- $\mathrm{RO}_{\text {in }}$
- $\mathbf{R O}_{\text {out }}$
- $\mathrm{A}_{\text {in }}$
- AddSub
- Extern
- $\mathbf{R 1}_{\text {in }}$
- Gin
- $\mathbf{R 1}_{\text {out }}$
- $\mathbf{G}_{\text {out }}$
- Clear
- $\mathbf{R 2}_{\text {out }}$
- $\mathrm{R}_{\text {in }}$
- $\mathrm{FR}_{\text {in }}$
- R3 ${ }_{\text {out }}$
- $\mathrm{T}_{0}$
- $X_{0}$
- $\mathrm{T}_{1}$
- $\mathrm{X}_{1}$
- $\mathrm{T}_{2}$
- $X_{2}$
- $\mathrm{T}_{3}$
- $X_{3}$
- $I_{0}$
- $Y_{0}$
- $I_{1}$
- $Y_{1}$
- $I_{2}$
- $\mathrm{Y}_{2}$
- $I_{3}$
- $\mathrm{Y}_{3}$

These are helper outputs that are one-hot encoded. They are used to simplify the expressions for the other outputs.

## The function register and decoders


[ Figure 7.11 from the textbook ]

## The function register and decoders


[ Figure 7.11 from the textbook ]

## Operations performed by this processor

| Operation | Function Performed |
| :---: | :---: |
| Load Rx, Data | Rx $¢$ Data |
| Move Rx, Ry | $\mathrm{Rx} \leqslant[\mathrm{Ry}]$ |
| Add Rx, Ry | $\mathrm{Rx} \leqslant[\mathrm{Rx}]+\mathrm{Ry}]$ |
| Sub Rx, Ry | $\mathrm{Rx} \leqslant[\mathrm{Rx}]$ - [Ry] |

## Operations performed by this processor

| Operation | Function Performed |
| :---: | :---: |
| Load Rx, Data | Rx ¢ Data |
| Move Rx, Ry | $\mathrm{Rx} \leqslant[\mathrm{Ry}]$ |
| Add Rx, Ry | $\mathrm{Rx} \leqslant[\mathrm{Rx}]+\mathrm{Ryy}$ |
| Sub Rx, Ry | $\mathrm{Rx} \leqslant[\mathrm{Rx}]$ - [Ry] |

Where Rx and Ry can be one of four possible options: R0, R1, R2, and R3

## Operations performed by this processor



| $\boldsymbol{f}_{1}$ | $\boldsymbol{f}_{\boldsymbol{0}}$ | Function |
| :---: | :---: | :--- |
| 0 | 0 | Load |
| 0 | 1 | Move |
| 1 | 0 | Add |
| 1 | 1 | Sub |


| $\boldsymbol{R} \boldsymbol{x}_{\boldsymbol{1}}$ | $\boldsymbol{R} \boldsymbol{x}_{\boldsymbol{0}}$ | Register |
| :---: | :---: | :--- |
| 0 | 0 | R 0 |
| 0 | 1 | R 1 |
| 1 | 0 | R 2 |
| 1 | 1 | R 3 |


| $\boldsymbol{R} \boldsymbol{y}_{\boldsymbol{1}}$ | $\boldsymbol{R} \boldsymbol{y}_{\boldsymbol{0}}$ | Register |
| :---: | :---: | :--- |
| 0 | 0 | R 0 |
| 0 | 1 | R 1 |
| 1 | 0 | R 2 |
| 1 | 1 | R 3 |

## Operations performed by this processor



| $f_{1}$ | $f_{0}$ | Function |
| :---: | :---: | :--- |
| 0 | 0 | Load |
| 0 | 1 | Move |
| 1 | 0 | Add |
| 1 | 1 | Sub |


| $R x_{1}$ | $R x_{0}$ | Register |
| :---: | :---: | :--- |
| 0 | 0 | $R 0$ |
| 0 | 1 | $R 1$ |
| 1 | 0 | $R 2$ |
| 1 | 1 | $R 3$ |


| $R y_{1}$ | $R y_{0}$ | Register |
| :---: | :---: | :--- |
| 0 | 0 | $R 0$ |
| 0 | 1 | $R 1$ |
| 1 | 0 | $R 2$ |
| 1 | 1 | $R 3$ |

## The function register and decoders



## The function register and decoders



## The function register and decoders



## The function register and decoders



## The function register and decoders



## Operations performed by this processor



| $f_{1}$ | $f_{0}$ | Function |
| :---: | :---: | :--- |
| 0 | 0 | Load |
| 0 | 1 | Move |
| 1 | 0 | Add |
| 1 | 1 | Sub |


| $R x_{1}$ | $R x_{0}$ | Register |
| :---: | :---: | :--- |
| 0 | 0 | $R 0$ |
| 0 | 1 | R 1 |
| 1 | 0 | $R 2$ |
| 1 | 1 | R 3 |


| $R y_{1}$ | $R y_{0}$ | Register |
| :---: | :---: | :--- |
| 0 | 0 | $R 0$ |
| 0 | 1 | $R 1$ |
| 1 | 0 | $R 2$ |
| 1 | 1 | $R 3$ |

## Operations performed by this processor



| $f_{1}$ | $f_{0}$ | Function |
| :---: | :---: | :--- |
| 0 | 0 | Load |
| 0 | 1 | Move |
| 1 | 0 | Add |
| 1 | 1 | Sub |


| $R x_{1}$ | $R x_{0}$ | Register |
| :---: | :---: | :--- |
| 0 | 0 | $R 0$ |
| 0 | 1 | $R 1$ |
| 1 | 0 | $R 2$ |
| 1 | 1 | $R 3$ |


| $R y_{1}$ | $R y_{0}$ | Register |
| :---: | :---: | :--- |
| 0 | 0 | $R 0$ |
| 0 | 1 | $R 1$ |
| 1 | 0 | $R 2$ |
| 1 | 1 | $R 3$ |

## Operations performed by this processor



| $f_{1}$ | $f_{0}$ | Function |
| :---: | :---: | :--- |
| 0 | 0 | Load |
| 0 | 1 | Move |
| 1 | 0 | Add |
| 1 | 1 | Sub |


| $R x_{1}$ | $R x_{0}$ | Register |
| :---: | :---: | :--- |
| 0 | 0 | $R 0$ |
| 0 | 1 | $R 1$ |
| 1 | 0 | $R 2$ |
| 1 | 1 | $R 3$ |


| $R y_{1}$ | $R y_{0}$ | Register |
| :---: | :---: | :--- |
| 0 | 0 | $R 0$ |
| 0 | 1 | $R 1$ |
| 1 | 0 | $R 2$ |
| 1 | 1 | $R 3$ |

# Similar Encoding is Used by Modern Chips 

## MIPS32 Add Immediate Instruction

## 00100000001000100000000101011110 <br> OP Code Addr 1 Addr 2 Immediate value

Equivalent mnemonic: addi $\$ 1$, $\$$ r2,350

# Sample Assembly Language Program For This Processor 

Move R3, R0<br>Add R1, R3<br>Sub R0, R2<br>Load R2, Data

## Machine Language vs Assembly Language

| Machine Language | Assembly Language |  | Meaning/Interpretation |  |
| :---: | :--- | :--- | :--- | :---: |
| 011100 | Move R3, R0 | R3 [R0] |  |  |
| 100111 | Add R1, R3 | R1 [R1] +[R3] |  |  |
| 110010 | Sub R0, R2 | R0 [R0] - [R2] |  |  |
| 001000 | Load R2, Data | R2 Data |  |  |

## Machine Language vs Assembly Language

| Machine Language | Assem | Language | Meaning / Interpretation |
| :---: | :---: | :---: | :---: |
| 011100 | Move | R3, R0 | R3 $\leqslant$ [R0] |
| 100111 | Add | R1, R3 | R1 $\leftarrow$ [R1] + [R3] |
| 110010 | Sub | R0, R2 | R0 $\leqslant$ [R0] - [R2] |
| 001000 | Load | R2, Data | R2 $\leftarrow$ Data |

## Machine Language vs Assembly Language



For short, each line
can be expressed as a
hexadecimal number

## Machine Language vs Assembly Language




## Intel 8086

Memory Address


```
; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
; [BP+6] = len, Number of bytes to copy
; [BP+4] = src, Address of source data block
; [BP+2] = dst, Address of target data block
;
; Return registers
; AX = Zero
```


[http://en.wikipedia.org/wiki/Intel_8086]


; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
; $[B P+6]=$ len, Number of bytes to copy
; $[B P+4]=$ src, Address of source data block
; $[B P+2]=d s t$, Address of target data block
;
Return registers Assembly
; $A X=$ Zero Language


## Intel 8086

```
; _memcpy(dst, src, len)
; Copy a block of memory from one location to another.
;
; Entry stack parameters
; [BP+6] = len, Number of bytes to copy
; [BP+4] = src, Address of source data block
; [BP+2] = dst, Address of target data block
;
; Return registers
; AX = Zero
```



## Another Part of The Control Circuit

## A part of the control circuit for the processor


[ Figure 7.10 from the textbook ]

## What are the components?


[ Figure 7.10 from the textbook ]

## 2-Bit Up-Counter


[ Figure 7.10 from the textbook ]

## 2-bit Synchronous Up-Counter



## 2-bit Synchronous Up-Counter with Enable



## 2-to-4 Decoder with Enable Input


[ Figure 7.10 from the textbook ]

## 2-to-4 Decoder with an Enable Input


[ Figure 4.13c from the textbook]

## 2-to-4 Decoder with an Enable Input


(always enabled in this example)
[ Figure 4.13c from the textbook]

## So How Does This Work?



## So How Does This Work?



## So How Does This Work?



## So How Does This Work?



## So How Does This Work?



## So How Does This Work?



## So How Does This Work?



## So How Does This Work?



## So How Does This Work?



## So How Does This Work?



## Meaning/Explanation

- This is like a FSM that cycles through its four states one after another.
- But it also can be reset to go to state 0 at any time.
- The implementation uses a counter followed by a decoder. The outputs of the decoder are one-hotencoded.
- This is like choosing a state assignment for an FSM in which there is one Flip-Flop per state, i.e., one-hot encoding (see Section 6.2.1 in the textbook)


## Deriving the Control Signals

## Design a FSM with input w and outputs

- $\mathbf{R 0}_{\text {in }}$
- $\mathbf{R O}_{\text {out }}$
- $\mathrm{A}_{\text {in }}$
- AddSub
- Extern
- $\mathbf{R 1} 1_{\text {in }}$
- Gin
- R3 ${ }_{\text {out }}$
- R1 $1_{\text {out }}$
- $\mathbf{G}_{\text {out }}$
- Clear
- R2 $2_{\text {out }}$
- $\mathrm{R}_{\text {in }}$
- $\mathrm{FR}_{\text {in }}$
- $\mathbf{R 2}_{\text {in }}$
- Done
- $I_{0}$
- $\mathrm{Y}_{0}$
- $I_{1}$
- $I_{2}$
- $\mathrm{Y}_{2}$
- $I_{3}$
- $\mathbf{Y}_{3}$


## Control Signals


[ Figure 7.9 from the textbook]

## Control Signals


[ Figure 7.9 from the textbook ]

## Another Control Signal


[ Figure 7.11 from the textbook ]

## Yet Another Control Signal


[ Figure 7.10 from the textbook ]

## Expressing the ' $\mathrm{FR}_{\text {in }}{ }^{\prime}$ ' signal


$\mathrm{FR}_{\text {in }}=\mathrm{w} \mathrm{T}_{0}$
Load a new operation into the function register

## Expressing the 'Clear' signal



Clear $=\overline{\mathrm{w}} \mathrm{T}_{0}+$ Done
Reset the counter when Done or when $\mathrm{w}=0$ and no operation is being executed (i.e., $\mathrm{T}_{0}=1$ ).

## Control signals asserted in each time step

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | T3 |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | Extern $\mathrm{R}_{\text {in }}=\mathrm{X}$ Done |  |  |
| (Move): $\mathrm{I}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=x \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=x \\ & \text { Done } \end{aligned}$ |

[ Table 7.2 from the textbook ]

## Control signals asserted in each time step

| (Load): $I_{0}$ <br> (Move): $\mathrm{I}_{1}$ | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ |
| :---: | :---: | :---: | :---: |
|  | Extern $R_{\text {in }}=X$ Done |  |  |
|  | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{X} \\ & \text { Done } \end{aligned}$ |
| (Sub): $\mathrm{I}_{3}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=X X \end{aligned}$ Done |

Time

These come from the outputs of the 2-to-4 decoder in Figure 7.10. They are also one-hot encoded.

These are the outputs of the first 2-to-4 decoder that is connected to the two most significant bits of the function register. They are one-hot encoded so only one of them is active at any given time (see Fig 7.11).

## The $I_{0}, I_{1}, I_{2}, I_{3}$ and $T_{0}, T_{1}, T_{2}, T_{3}$ Signals


[ Figure 7.11 from the textbook ]
[ Figure 7.10 from the textbook ]

## Different Operations Take Different Amount of Time

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | T3 | 1 clock cycle |
| :---: | :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | Extern $\mathrm{R}_{\mathrm{in}}=\mathrm{X}$ <br> Done |  |  |  |
| (Move): $l_{1}$ | $\begin{aligned} & \mathrm{R}_{\text {in }}=X \\ & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \text { Done } \end{aligned}$ |  |  | 1 clock cycle |
| (Add) : $\mathrm{I}_{2}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{Xonen} \end{aligned}$ | 3 clock cycles |
| (Sub): $I_{3}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{X} \\ & \text { Done } \end{aligned}$ | 3 clock cycles |

[ Table 7.2 from the textbook ]

## Operations performed by this processor

| Operation | Function Performed |
| :---: | :---: |
| Load Rx, Data | Rx ¢ Data |
| Move Rx, Ry | $\mathrm{Rx} \leqslant[\mathrm{Ry}]$ |
| Add Rx, Ry | $\mathrm{Rx} \leqslant[\mathrm{Rx}]+\mathrm{Ryy}$ |
| Sub Rx, Ry | $\mathrm{Rx} \leqslant[\mathrm{Rx}]$ - [Ry] |

Where Rx and Ry can be one of four possible options: R0, R1, R2, and R3

## Simple Processor


[ Figure 7.9 from the textbook]

## Expressing the 'Extern' signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | T3 |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | $\begin{aligned} & \text { Extern } \\ & \mathrm{R}_{\text {in }}=\mathrm{X} \\ & \text { Done } \end{aligned}$ |  |  |
| (Move): $\mathrm{I}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{X} \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\begin{aligned} & R_{\text {out }}=X \\ & A_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{X} \\ & \text { Done } \end{aligned}$ |

Extern $=I_{0} T_{1}$

## Expressing the 'Done' signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | Extern $\mathrm{R}_{\mathrm{in}}=\mathrm{X}$ Done |  |  |
| (Move): $\mathrm{I}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\begin{aligned} & R_{\text {out }}=X \\ & A_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\mathrm{in}} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{X} \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\begin{aligned} & R_{\text {out }}=X \\ & A_{\text {in }} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=x \\ & \text { (Done } \end{aligned}$ |

Done $=\left(I_{0}+I_{1}\right) T_{1}+\left(I_{2}+I_{3}\right) T_{3}$

## Expressing the ' $\mathrm{A}_{\text {in }}$ ' signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | Extern $\mathrm{R}_{\mathrm{in}}=\mathrm{X}$ <br> Done |  |  |
| (Move): $\mathrm{I}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\mathrm{R}_{\text {out }}=X$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\mathrm{in}} \\ & \text { AddSub }^{2}=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{X} \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\mathrm{R}_{\text {out }}^{A_{\text {in }}}=x$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\mathrm{in}} \\ & \text { AddSub }=1 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{x} \\ & \text { Done } \end{aligned}$ |

$$
A_{\text {in }}=\left(I_{2}+I_{3}\right) T_{1}
$$

## Expressing the $\mathbf{~}_{\mathrm{in}}$ ' signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | $\begin{aligned} & \hline \text { Extern } \\ & \mathrm{R}_{\text {in }}=X \\ & \text { Done } \end{aligned}$ |  |  |
| (Move): $I_{1}$ | $\begin{aligned} & \mathrm{R}_{\text {in }}=X \\ & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \text { Done } \end{aligned}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & R_{\text {out }}=Y \\ & G_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{x} \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & R_{\text {out }}=Y \\ & G_{\text {ind }} \\ & \text { AdSub }=1 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{x} \\ & \text { Done } \end{aligned}$ |

$$
\mathrm{G}_{\mathrm{in}}=\left(\mathrm{I}_{2}+\mathrm{I}_{3}\right) \mathrm{T}_{2}
$$

## Expressing the ' $\mathrm{G}_{\text {out }}$ ' signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | Extern $\mathrm{R}_{\mathrm{in}}=\mathrm{X}$ <br> Done |  |  |
| (Move): $\mathrm{I}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\mathrm{in}} \\ & \text { AddSub }^{2}=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=X \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \hline R_{\text {out }}=Y \\ & G_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\mathrm{G}_{\text {out }}=\mathrm{X}$ Done |

$$
G_{\text {out }}=\left(I_{2}+I_{3}\right) T_{3}
$$

## Expressing the 'AddSub' signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | T3 |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | $\begin{aligned} & \hline \text { Extern } \\ & \mathrm{R}_{\text {in }}=X \\ & \text { Done } \end{aligned}$ |  |  |
| (Move): $I_{1}$ | $\begin{aligned} & \mathrm{R}_{\text {in }}=X \\ & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \text { Done } \end{aligned}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\mathrm{G}_{\text {out }}$ <br> $R_{\text {in }}=X$ <br> Done |
| (Sub): $I_{3}$ | $\begin{aligned} & \hline \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \begin{array}{l} R_{\text {out }}=Y \\ G_{\text {in }} \\ \text { AddSub }=1 \end{array} \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{X} \end{aligned}$ Done |

$$
\text { AddSub }=I_{3}
$$

## Expressing the ${ }^{\prime} \mathrm{RO}_{\text {in }}{ }^{\prime}$ signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | T3 |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | $\begin{aligned} & \text { Extern } \\ & \mathrm{R}_{\text {in }}=X \\ & \text { Done } \end{aligned}$ |  |  |
| (Move): $\mathrm{I}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\mathrm{in}} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & \stackrel{\mathrm{G}_{\text {out }}}{\mathrm{R}_{\text {in }}=} \mathrm{X}=\mathrm{x} \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \hline R_{\text {out }}=Y \\ & G_{i n} \\ & \text { AddSub }=1 \end{aligned}$ | $\stackrel{\mathrm{G}_{\text {out }}}{\substack{\mathrm{R}_{\text {in }}=\\ \text { Done }}} \mathrm{X}$ |

$$
R 0_{\text {in }}=\left(I_{0}+I_{1}\right) T_{1} X_{0}+\left(I_{2}+I_{3}\right) T_{3} X_{0}
$$

## Expressing the ' $\mathrm{R} 1_{\text {in }}{ }^{\prime}$ signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | $\begin{aligned} & \text { Extern } \\ & \mathrm{R}_{\text {in }}=\mathrm{X} \\ & \text { Done } \end{aligned}$ |  |  |
| (Move): $\mathrm{I}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add) : $\mathrm{I}_{2}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & G_{\text {out }} \\ & R_{\text {int }}=x \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=x \\ & \text { Done } \end{aligned}$ |

$$
R 1_{\text {in }}=\left(I_{0}+I_{1}\right) T_{1} X_{1}+\left(I_{2}+I_{3}\right) T_{3} X_{1}
$$

## Expressing the ' $\mathrm{R} 2_{\text {in }}{ }^{\prime}$ signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | $\begin{aligned} & \text { Extern } \\ & \mathrm{R}_{\text {in }}=\mathrm{X} \\ & \text { Done } \end{aligned}$ |  |  |
| (Move): $\mathrm{I}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add) : $\mathrm{I}_{2}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & G_{\text {out }} \\ & R_{\text {int }}=x \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=x \\ & \text { Done } \end{aligned}$ |

$$
R 2_{\text {in }}=\left(I_{0}+I_{1}\right) T_{1} X_{2}+\left(I_{2}+I_{3}\right) T_{3} X_{2}
$$

## Expressing the ' $\mathrm{R} 3_{\text {in }}{ }^{\prime}$ signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | $\begin{aligned} & \text { Extern } \\ & \mathrm{R}_{\text {in }}=\mathrm{X} \\ & \text { Done } \end{aligned}$ |  |  |
| (Move): $\mathrm{I}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add) : $\mathrm{I}_{2}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & G_{\text {out }} \\ & R_{\text {int }}=x \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\begin{aligned} & \mathrm{R}_{\text {out }}=\mathrm{X} \\ & \mathrm{~A}_{\text {in }} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{R}_{\text {out }}=\mathrm{Y} \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=x \\ & \text { Done } \end{aligned}$ |

$$
R 3_{\text {in }}=\left(I_{0}+I_{1}\right) T_{1} X_{3}+\left(I_{2}+I_{3}\right) T_{3} X_{3}
$$

## Expressing the ' $\mathrm{RO}_{\text {out }}$ ' signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | T3 |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | Extern $\mathrm{R}_{\text {in }}=\mathrm{X}$ <br> Done |  |  |
| (Move): $\mathrm{I}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\frac{R_{\text {out }}}{A_{\text {in }}}=X$ | $\begin{aligned} & R_{\text {out }}=Y \\ & G_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=x \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\frac{R_{\text {out }}}{A_{\text {in }}}=X$ | $\begin{aligned} & R_{\text {out }}=Y \\ & G_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\mathrm{G}_{\text {out }}$ <br> $\mathrm{R}_{\text {in }}=\mathrm{X}$ <br> Done |

$$
R 0_{\text {out }}=I_{1} T_{1} Y_{0}+\left(I_{2}+I_{3}\right)\left(T_{1} X_{0}+T_{2} Y_{0}\right)
$$

## Expressing the ' $\mathrm{R} 1_{\text {out }}$ ' signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | Extern $\mathrm{R}_{\mathrm{in}}=\mathrm{X}$ Done |  |  |
| (Move): $\mathrm{I}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\begin{aligned} & R_{\text {out }}=X \\ & A_{\text {in }} \end{aligned}$ | $\begin{aligned} & R_{\text {out }}=Y \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=x \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $R_{\text {out }}=X$ | $\begin{aligned} & R_{\text {out }}=Y \\ & \mathrm{G}_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=\mathrm{x} \\ & \text { Done } \end{aligned}$ |

$$
R 1_{\text {out }}=I_{1} T_{1} Y_{1}+\left(I_{2}+I_{3}\right)\left(T_{1} X_{1}+T_{2} Y_{1}\right)
$$

## Expressing the ' $\mathrm{R} \mathbf{2}_{\text {out }}$ ' signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | T3 |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | Extern $\mathrm{R}_{\text {in }}=\mathrm{X}$ <br> Done |  |  |
| (Move): $\mathrm{l}_{1}$ | $\begin{aligned} & R_{\text {in }}=X \\ & R_{\text {out }}=Y \\ & \text { Done } \end{aligned}$ |  |  |
| (Add) : $\mathrm{I}_{2}$ | $\underset{A_{\text {in }}}{R_{\text {out }}}=X$ | $\begin{aligned} & R_{\text {out }}=Y \\ & G_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=X X \end{aligned}$ <br> Done |
| (Sub): $I_{3}$ | $\begin{aligned} & R_{\text {out }} \\ & A_{\text {in }} \end{aligned}=X$ | $\begin{aligned} & R_{\text {out }}=Y \\ & G_{\text {in }} \\ & \text { AddSub }^{2} \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=X \end{aligned}$ <br> Done |

$$
R 2_{\text {out }}=I_{1} T_{1} Y_{2}+\left(I_{2}+I_{3}\right)\left(T_{1} X_{2}+T_{2} Y_{2}\right)
$$

## Expressing the ' $\mathrm{R} 3_{\text {out }}$ ' signal

|  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ |
| :---: | :---: | :---: | :---: |
| (Load): $\mathrm{I}_{0}$ | Extern $\mathrm{R}_{\text {in }}=\mathrm{X}$ <br> Done |  |  |
| (Move): $\mathrm{l}_{1}$ | $\begin{gathered} R_{\text {in }}=X \\ R_{\text {out }}=Y \\ \text { Done } \end{gathered}$ |  |  |
| (Add): $\mathrm{I}_{2}$ | $\underset{A_{\text {in }}}{R_{\text {out }}}=X$ | $\begin{aligned} & R_{\text {out }}=Y \\ & G_{\text {in }} \\ & \text { AddSub }=0 \end{aligned}$ | $\begin{aligned} & \mathrm{G}_{\text {out }} \\ & \mathrm{R}_{\text {in }}=X \\ & \text { Done } \end{aligned}$ |
| (Sub): $I_{3}$ | $\begin{aligned} & R_{\text {out }}=X \\ & A_{\text {in }} \end{aligned}$ | $\begin{aligned} & R_{\text {out }}=Y \\ & G_{\text {in }} \\ & \text { AddSub }=1 \end{aligned}$ | $\mathrm{G}_{\text {out }}$ <br> $\mathrm{R}_{\text {in }}=\mathrm{X}$ <br> Done |

$$
R 3_{\text {out }}=I_{1} T_{1} Y_{3}+\left(I_{2}+I_{3}\right)\left(T_{1} X_{3}+T_{2} Y_{3}\right)
$$

## Derivation of the Control Inputs

- For more insights into these derivations see pages 434 and 435 in the textbook


## Some Additional Topics

## The ALU for the Simple Processor


[ Figure 7.9 from the textbook]

## Another Arithmetic Logic Unit (ALU)

- Arithmetic Logic Unit (ALU) computes arithmetic or logic functions
- Example: A four-function ALU has two selection bits S1 S0 (also called OpCode) to specify the function
- 00 (ADD), 01 (SUB), 10 (AND), 11 (OR)
- Then the following set up will work

| S1 | S0 | Function |
| :---: | :---: | :---: |
| 0 | 0 | ADD |
| 0 | 1 | SUB |
| 1 | 0 | AND |
| 1 | 1 | OR |



## An Alternative Design of Four-Function ALU

- The previous design is not very efficient as it uses an adder and a subtractor circuit
- We can design an add/subtract unit as discussed earlier
- Then we can design a logical unit (AND and OR) separately
- Then select appropriate output as result
- What are the control signals, Add/Sub, Select0, and Select1?


| S1 | S0 | Function |
| :---: | :---: | :---: |
| 0 | 0 | ADD |
| 0 | 1 | SUB |
| 1 | 0 | AND |
| 1 | 1 | OR |

## Examples of Some Famous Microprocessors

## Intel's 4004 Chip


[http://en.wikipedia.org/wiki/Intel_4004]

## Technical specifications

- Maximum clock speed was 740 kHz
- Instruction cycle time: $10.8 \mu \mathrm{~s}$ (8 clock cycles / instruction cycle)
- Instruction execution time 1 or 2 instruction cycles ( 10.8 or $21.6 \mu \mathrm{~s}$ ), 46300 to 92600 instructions per second
- Built using 2,300 transistors


## Technical specifications

- Separate program and data storage.
- The 4004, with its need to keep pin count down, used a single multiplexed 4-bit bus for transferring:
- 12-bit addresses
- 8-bit instructions
- 4-bit data words
- Instruction set contained 46 instructions (of which 41 were 8 bits wide and 5 were 16 bits wide)
- Register set contained 16 registers of 4 bits each
- Internal subroutine stack, 3 levels deep.


[http://en.wikipedia.org/wiki/Intel_4004]


## Intel's 8086 Chip


[http://en.wikipedia.org/wiki/Intel_8086]



## Questions?

## THE END

