

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Intro to Verilog

HW3 is due on Monday Sep 11 @ 4p

- HW4 is out
- It is due on Monday Sep 18 @ 4pm.
- Please write clearly on the first page (in BLOCK CAPITAL letters) the following three things:
 - Your First and Last Name
 - Your Student ID Number
 - Your Lab Section Letter
- Also, please
 - Staple your pages

TA Office Hours:

5:00 pm - 6:00 pm on Tuesdays (Vahid Sanei-Mehri)
 Location: 3125 Coover Hall

11:10 am-1:10 pm on Wednesdays (Siyuan Lu)
 Location: TLA (Coover Hall - first floor)

5:00 pm - 6:00 pm on Thursdays (Vahid Sanei-Mehri)
 Location: 3125 Coover Hall

10:00 am-12:00 pm on Fridays (Krishna Teja)
 Location: 3214 Coover Hall

Midterm Exam #1

When: Friday Sep 22.

Where: This classroom

What: Chapter 1 and Chapter 2 plus number systems

 The exam will be open book and open notes (you can bring up to 3 pages of handwritten notes).


More details to follow.

Quick Review

2-1 Multiplexer (Definition)

- Has two inputs: x_1 and x_2
- Also has another input line s
- If s=0, then the output is equal to x_1
- If s=1, then the output is equal to x_2

Graphical Symbol for a 2-1 Multiplexer



Let's Derive the SOP form

$s x_1 x_2$	$f(s, x_1, x_2)$	
000	0	
001	0	
010	1	$\overline{s} x_1 \overline{x}_2$
0 1 1	1	$\overline{s} x_1 x_2$
100	0	
101	1	$s \overline{x_1} x_2$
110	0	
111	1	$s x_1 x_2$

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x}_2 + \overline{s} x_1 x_2 + s \overline{x}_1 x_2 + s x_1 x_2$$


Let's simplify this expression

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x}_2 + \overline{s} x_1 x_2 + s \overline{x}_1 x_2 + s x_1 x_2$$

$$f(s, x_1, x_2) = \overline{s} x_1 (\overline{x}_2 + x_2) + s (\overline{x}_1 + x_1) x_2$$


$$f(s, x_1, x_2) = \overline{s} x_1 + s x_2$$

Circuit for 2-1 Multiplexer




$$f(s, x_1, x_2) = \overline{s} x_1 + s x_2$$


Analogy: Railroad Switch



Analogy: Railroad Switch



Analogy: Railroad Switch



This is not a perfect analogy because the trains can go in either direction, while the multiplexer would only allow them to go from top to bottom.

More Compact Truth-Table Representation

$s x_1 x_2$	$f(s, x_1, x_2)$
000	0
001	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

(a)Truth table


S	$f(s, x_1, x_2)$
0	x_1
1	x_2

4-1 Multiplexer (Definition)

- Has four inputs: w₀, w₁, w₂, w₃
- Also has two select lines: s₁ and s₀
- If $s_1=0$ and $s_0=0$, then the output f is equal to w_0
- If s₁=0 and s₀=1, then the output f is equal to w₁
- If $s_1=1$ and $s_0=0$, then the output f is equal to w_2
- If s₁=1 and s₀=1, then the output f is equal to w₃

We'll talk more about this when we get to chapter 4, but here is a quick preview.

Graphical Symbol and Truth Table



<i>s</i> ₁	s_0	f
0	0	w_0
0	1	w_1
1	0	w_2
1	1	w_3


(a) Graphic symbol

(b) Truth table


The long-form truth table

S_1S_0	I ₃ I ₂ I ₁ I ₀	F S ₁ S ₀	I ₃ I ₂ I ₁ I ₀	F S ₁ S ₀	I ₃ I ₂ I ₁ I ₀ F	S ₁ S ₀ I ₃ I ₂ I ₁ I ₀ F
0 0	0 0 0 0	0 0 1	0 0 0 0	0 1 0	0 0 0 0 0	1 1 0 0 0 0 0
	0 0 0 1	1	0 0 0 1	0	0 0 0 1 0	0 0 0 1 0
	0 0 1 0	0	0 0 1 0	1	0 0 1 0 0	0 0 1 0 0
	0 0 1 1	1	0 0 1 1	1	0 0 1 1 0	0 0 1 1 0
	0 1 0 0	0	0 1 0 0	0	0 1 0 0 1	0 1 0 0 0
	0 1 0 1	1	0 1 0 1	0	0 1 0 1 1	0 1 0 1 0
	0 1 1 0	0	0 1 1 0	1	0 1 1 0 1	0 1 1 0 0
	0 1 1 1	1	0 1 1 1	1	0 1 1 1 1	0 1 1 1 0
	1 0 0 0	0	1 0 0 0	0	1 0 0 0 0	1 0 0 0 1
	1 0 0 1	1	1 0 0 1	0	1 0 0 1 0	1 0 0 1 1
	1 0 1 0	0	1 0 1 0	1	1 0 1 0 0	1 0 1 0 1
	1 0 1 1	1	1 0 1 1	1	1 0 1 1 0	1 0 1 1 1
	1 1 0 0	0	1 1 0 0	0	1 1 0 0 1	1 1 0 0 1
	1 1 0 1	1	1 1 0 1	0	1 1 0 1 1	1 1 0 1 1
	1 1 1 0	0	1 1 1 0	1	1 1 1 0 1	1 1 1 0 1
	1 1 1 1	1	1 1 1 1	1	1 1 1 1 1	1 1 1 1 1

4-1 Multiplexer (SOP circuit)




Using three 2-to-1 multiplexers to build one 4-to-1 multiplexer



Analogy: Railroad Switches










http://en.wikipedia.org/wiki/Railroad_switch]

Analogy: Railroad Switches










 S_1

Analogy: Railroad Switches






these two switches are controlled together




 S_1


Using three 2-to-1 multiplexers to build one 4-to-1 multiplexer




Using three 2-to-1 multiplexers to build one 4-to-1 multiplexer




That is different from the SOP form of the 4-1 multiplexer shown below, which uses fewer gates



16-1 Multiplexer




[Figure 4.4 from the textbook]



[http://upload.wikimedia.org/wikipedia/commons/2/26/SunsetTracksCrop.JPG]

7-Segment Display Example

Display of numbers



(a) Logic circuit and 7-segment display

	<i>s</i> ₁	s_0	а	b	С	d	e	f	g
0	0	0 1 0	1	1	1	1	1	1	0
-	0	1	0	1	1	0	0	0	0
2	1	0	1	1	0	1	1	0	1

(b) Truth table

Display of numbers

		s_0							
0	0	0 1 0	1	1	1	1	1	1	0
1	0	1	0	1	1	0	0	0	0
5	1	0	1	1	0	1	1	0	1

Display of numbers

$$a = \overline{s_0}$$
 $c = \overline{s_1}$ $e = \overline{s_0}$ $g = s_1 \overline{s_0}$

$$b = 1 d = \overline{s_0} f = \overline{s_1} \, \overline{s_0}$$

Intro to Verilog

History

- Created in 1983/1984
- Verilog-95 (IEEE standard 1364-1995)
- Verilog 2001 (IEEE Standard 1364-2001)
- Verilog 2005 (IEEE Standard 1364-2005)
- SystemVerilog
- SystemVerilog 2009 (IEEE Standard 1800-2009).

HDL


Hardware Description Language

Verilog HDL

VHDL

Verilog HDL != VHDL

- These are two different Languages!
- Verilog is closer to C
- VHDL is closer to Ada




[Figure 2.35 from the textbook]

"Hello World" in Verilog

```
module main;
  initial
  begin
     $\display("Hello world!");
     $\finish;
  end
endmodule
```

The Three Basic Logic Gates



$$x_1$$
 x_2
 $x_1 \bullet x_2$

$$x_1$$
 x_2
 $x_1 + x_2$


NOT gate

AND gate

OR gate

You can build any circuit using only these three gates


How to specify a NOT gate in Verilog



NOT gate


How to specify a NOT gate in Verilog

we'll use the letter y for the output



NOT gate

How to specify a NOT gate in Verilog



not (y, x)

NOT gate

Verilog code

How to specify an AND gate in Verilog

$$X_1$$
 X_2
 $f = X_1 \cdot X_2$

and (f, x1, x2)

AND gate

Verilog code

How to specify an OR gate in Verilog


$$x_1$$
 x_2
 $f= x_1 + x_2$


or (f, x1, x2)

OR gate

Verilog code


2-1 Multiplexer





```
module example1 (x1, x2, s, f);
input x1, x2, s;
output f;

not (k, s);
and (g, k, x1);
and (h, s, x2);
or (f, g, h);
```




```
module example3 (x1, x2, s, f);

input x1, x2, s;


output f;

assign f = (\sim s \& x1) | (s \& x2);
```



```
// Behavioral specification
module example5 (x1, x2, s, f);
input x1, x2, s;
output f;
reg f;

always @(x1 or x2 or s)
if (s == 0)
    f = x1;
else
    f = x2;
```



```
// Behavioral specification module example5 (input x1, x2, s, output reg f); always @(x1, x2, s) if (s == 0) f = x1;
```


endmodule

else


f = x2;

Another Example

Let's Write the Code for This Circuit




Let's Write the Code for This Circuit



```
module example 2(x1, x2, x3, x4, f, g, h); input x1, x2, x3, x4; output f, g, h;

and (z1, x1, x3); and (z2, x2, x4); or (g, z1, z2); or (z3, x1, \sim x3); or (z4, \sim x2, x4); and (h, z3, z4); or (f, g, h);
```

Let's Write the Code for This Circuit



```
module example4 (x1, x2, x3, x4, f, g, h); input x1, x2, x3, x4; output f, g, h;
```

```
assign g = (x1 \& x3) | (x2 \& x4);


assign h = (x1 | \sim x3) \& (\sim x2 | x4);

assign f = g | h;
```

Yet Another Example

A logic circuit with two modules


Top-level module



The adder module

(a) Evaluation of S = a + b


a	b	<i>s</i> ₁	s_0
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



(b) Truth table

(c) Logic network

The adder module



```
// An adder module
module adder (a, b, s1, s0);
input a, b;
output s1, s0;

assign s1 = a & b;
assign s0 = a ^ b;
```

The display module

$$a = \overline{s_0}$$
 $c = \overline{s_1}$ $e = \overline{s_0}$ $g = s_1 \overline{s_0}$

$$b = 1 d = \overline{s_0} f = \overline{s_1} \, \overline{s_0}$$

The display module

$$a = \overline{s_0}$$

$$b = 1$$

$$c = \overline{s_1}$$

$$d = \overline{s_0}$$

$$e = \overline{s_0}$$

$$f = \overline{s_1} \, \overline{s_0}$$

$$g = s_1 \overline{s_0}$$

```
// A module for driving a 7-segment display
module display (s1, s0, a, b, c, d, e, f, g);
input s1, s0;
output a, b, c, d, e, f, g;
```

```
assign a = \sim s0;

assign b = 1;

assign c = \sim s1;

assign d = \sim s0;

assign e = \sim s0;


assign e = \sim s0;

assign e = \sim s1 & \sim s0;

assign e = s1 & \sim s0;
```

Putting it all together

Top-level module



endmodule

```
// A module for driving a 7-segment display
// An adder module
                                    module display (s1, s0, a, b, c, d, e, f, g);
module adder (a, b, s1, s0)
                                      input s1, s0;
   input a, b;
                                      output a, b, c, d, e, f, g;
                                                                            module adder_display (x, y, a, b, c, d, e, f, g);
   output s1, s0;
                                                                                input x, y;
                                      assign a = \sim s0;
                                                                                output a, b, c, d, e, f, g;
                                      assign b = 1;
   assign s1 = a \& b;
                                                                                wire w1, w0;
                                      assign c = \sim s1;
   assign s0 = a \wedge b;
                                      assign d = \sim s0;
                                                                                adder U1 (x, y, w1, w0);
                                       assign e = \sim s0;
                                       assign f = \sim s1 \& \sim s0;
                                                                                display U2 (w1, w0, a, b, c, d, e, f, g);
endmodule
                                       assign g = s1 \& \sim s0;
```

Questions?

THE END