

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Registers and Counters

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © *Alexander Stoytchev*

Administrative Stuff

- The second midterm is this Friday.
- Homework 8 is due today.
- Homework 9 is out. It is due on Mon Nov 6.
- No HW due next Monday

Administrative Stuff

- Midterm Exam #2
- When: Friday October 27 @ 4pm.
- Where: This classroom
- What: Chapters 1, 2, 3, 4 and 5.1-5.8
- The exam will be open book and open notes (you can bring up to 3 pages of handwritten notes).

Registers

Register (Definition)

An n-bit structure consisting of flip-flops





The 2-to-1 multiplexer is used to select whether to load a new value into the D flip-flop or to retain the old value.

The output of this circuit is the Q output of the flip-flop.



If Load = 0, then retain the old value.

If Load = 1, then load the new value from In.







Notice that all flip-flops are on the same clock cycle.







Shift Register





D Flip-Flop







































(a) Circuit

	In	Q ₁	Q ₂	Q ₃	$Q_4 = Out$
t_0	1	0	0	0	0
t_1	0	1	0	0	0
t_2	1	0	1	0	0
<i>t</i> ₃	1	1	0	1	0
t_4	1	1	1	0	1
<i>t</i> ₅	0	1	1	1	0
t_6	0	0	1	1	1
t ₇	0	0	0	1	1

(b) A sample sequence

[Figure 5.17 from the textbook]

Parallel-Access Shift Register

Parallel-access shift register



[Figure 5.18 from the textbook]

Parallel-access shift register



When Load=0, this behaves like a shift register.
Parallel-access shift register



When Load=1, this behaves like a parallel-access register.

[Figure 5.18 from the textbook]

Shift Register With Parallel Load and Enable





The directions of the input and output lines are switched relative to the previous slides.

[Figure 5.59 from the textbook]



[Figure 5.59 from the textbook]









Multiplexer Tricks (select one of two 2-bit numbers)

Select Either $A=A_1A_0$ or $B=B_1B_0$



Select Either $A=A_1A_0$ or $B=B_1B_0$



Select Either $A=A_1A_0$ or $B=B_1B_0$



Multiplexer Tricks (select one of four 2-bit numbers)











Register File

Complete the following circuit diagram to implement a register file with four 2-bit registers, one write port, one read port, and one write enable line.













































































Another Register File

Register File



- Write address is also specified by log r bit
 - Write address is also specified by log₂r bits (WA)
 - Writing is enabled by a 1-bit signal (WR)

Register File: Exercise

- Suppose that a register file RA1 IRA2 contains 32 registers DATA1 width of data path is 16 bits (i.e., each register has 16 bits) LD DATA Req **File** DATA2 How many bits are there for each of the WR signals? 5 RA1 5 RA2 16
 - DATA1 16
 DATA2 16
 - DATA2 10 - WA 5
 - LD_DATA 16
 - WR 1

Register file design

- We will design an eight-register file with 4-bit wide registers
- A single 4-bit register and its abstraction are shown below



• We have to use eight such registers to make an eight register file



• How many bits are required to specify a register address?

Reading Circuit

- A 3-bit register address, RA, specifies which register is to be read
- For each output port, we need one 8-to-1 4-bit multiplier


Adding write control to register file

- To write to any register, we need the register's address (WA) and a write register signal (WR)
- A 3-bit write address is decoded if write register signal is present
- One of the eight registers gets a LD signal from the decoder



Register File (More Examples)

Register File



Gray lines are 1-bit signals Black lines are 10-bit signals





[http://fourier.eng.hmc.edu/e85_old/lectures/digital_logic/node19.html]



[http://www.eecg.toronto.edu/~enright/teaching/ece243S/notes/l19-implemenation-single-cycle.html]

Counters

T Flip-Flop (circuit and graphical symbol)



The output of the T Flip-Flop divides the frequency of the clock by 2



The output of the T Flip-Flop divides the frequency of the clock by 2







The first flip-flop changes on the positive edge of the clock



The first flip-flop changes on the positive edge of the clock The second flip-flop changes on the positive edge of Q_0



The first flip-flop changes on the positive edge of the clock The second flip-flop changes on the positive edge of Q_0

The third flip-flop changes on the positive edge of Q_1

















The first flip-flop changes on the positive edge of the clock



The first flip-flop changes on the positive edge of the clock The second flip-flop changes on the positive edge of \overline{Q}_0



The first flip-flop changes on the positive edge of the clock The second flip-flop changes The third flip-flop changes on the positive edge of \overline{Q}_0 on the positive edge of \overline{Q}_1



















Synchronous Counters

A four-bit synchronous up-counter



A four-bit synchronous up-counter



The propagation delay through all AND gates combined must not exceed the clock period minus the setup time for the flip-flops
A four-bit synchronous up-counter



(a) Circuit



(b) Timing diagram

[Figure 5.21 from the textbook]

Derivation of the synchronous up-counter



[Table 5.1 from the textbook]

Derivation of the synchronous up-counter



$$T_0 = 1$$

 $T_1 = Q_0$
 $T_2 = Q_0 Q_1$

A four-bit synchronous up-counter



$$T_0 = 1$$

 $T_1 = Q_0$
 $T_2 = Q_0 Q_1$

In general we have

$$T_{0} = 1$$

$$T_{1} = Q_{0}$$

$$T_{2} = Q_{0} Q_{1}$$

$$T_{3} = Q_{0} Q_{1} Q_{2}$$

...

$$T_{n} = Q_{0} Q_{1} Q_{2} \dots Q_{n-1}$$

Synchronous v.s. Asynchronous Clear

2-Bit Synchronous Up-Counter (without clear capability)





2-Bit Synchronous Up-Counter (with asynchronous clear)



This is the same circuit but uses D Flip-Flops.

2-Bit Synchronous Up-Counter (with synchronous clear)



This counter can be cleared only on the positive clock edge.

Adding Enable Capability

A four-bit synchronous up-counter



[Figure 5.21 from the textbook]

Inclusion of Enable and Clear Capability



Inclusion of Enable and Clear Capability



Providing an enable input for a D flip-flop



(a) Using a multiplexer

 $\begin{array}{c|c} D & Q \\ \hline & D & Q \\ \hline & E \\ Clock \end{array} \xrightarrow{} \overline{Q} \end{array}$

(b) Clock gating

[Figure 5.56 from the textbook]

Synchronous Counter (with D Flip-Flops)

A four-bit counter with D flip-flops



[[]Figure 5.23 from the textbook]

Counters with Parallel Load

A 4-bit up-counter with D flip-flops



[[]Figure 5.23 from the textbook]

A 4-bit up-counter with D flip-flops



[[]Figure 5.23 from the textbook]

Equivalent to this circuit with T flip-flops



Equivalent to this circuit with T flip-flops



But has one extra output called Z, which can be used to connect two 4-bit counters to make an 8-bit counter.

When Z=1 the counter will go 0000 on the next clock edge, i.e., the outputs of all flip-flops are currently 1 (maximum count value).

Counters with Parallel Load

A counter with parallel-load capability



[Figure 5.24 from the textbook]

How to load the initial count value



Set the initial count on the parallel load lines (in this case 5).

How to zero a counter



How to zero a counter



Reset Synchronization

Motivation

- An n-bit counter counts from 0, 1, ..., 2ⁿ-1
- For example a 3-bit counter counts up as follow
 - 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, ...

- What if we want it to count like this
 - **•** 0, 1, 2, 3, 4, 5, 0, 1, 2, 3, 4, 5, 0, 1, ...
- In other words, what is the cycle is not a power of 2?

What does this circuit do?



[Figure 5.25a from the textbook]

A modulo-6 counter with synchronous reset



(a) Circuit



(b) Timing diagram

[Figure 5.25 from the textbook]

A modulo-6 counter with asynchronous reset



[Figure 5.26 from the textbook]

A modulo-6 counter with asynchronous reset



Questions?

THE END