

# **CprE 281: Digital Logic**

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

## Multiplexers

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

### **Administrative Stuff**

HW 6 is due on Monday

#### **Administrative Stuff**


• HW 7 is out

It is due on Monday Oct 15 @ 4pm

### 2-1 Multiplexer (Definition)

- Has two inputs: x<sub>1</sub> and x<sub>2</sub>
- Also has another input line s
- If s=0, then the output is equal to  $x_1$
- If s=1, then the output is equal to  $x_2$

### **Graphical Symbol for a 2-1 Multiplexer**



## **Truth Table for a 2-1 Multiplexer**

$s x_1 x_2$	$f(s, x_1, x_2)$
000	0
0 0 1	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

$s x_1 x_2$	$f(s, x_1, x_2)$
000	0
001	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

$s x_1 x_2$	$f(s, x_1, x_2)$
000	0
001	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

$s x_1 x_2$	$f(s,x_1,x_2)$
000	0
001	0
010	
010	
100	0
101	1
1 1 0	0
111	1

Where should we put the negation signs?

$$s x_1 x_2$$

$$s x_1 x_2$$

$$S X_1 X_2$$

$$s x_1 x_2$$

$s x_1 x_2$	$f(s, x_1, x_2)$	
000	0	
001	0	
010	1	$\overline{s} x_1 \overline{x}_2$
0 1 1	1	$\overline{s} x_1 x_2$
100	0	
101	1	$s \overline{x_1} x_2$
110	0	
111	1	$s x_1 x_2$

$s x_1 x_2$	$f(s, x_1, x_2)$	
000	0	
001	0	
010	1	$\overline{s} x_1 \overline{x}_2$
0 1 1	1	$\overline{s} x_1 x_2$
100	0	
101	1	$s \overline{x_1} x_2$
110	0	
111	1	$s x_1 x_2$

$$f(s, x_{1}, x_{2}) = \overline{s} x_{1} \overline{x}_{2} + \overline{s} x_{1} x_{2} + s \overline{x}_{1} x_{2} + s x_{1} x_{2}$$

### Let's simplify this expression

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x}_2 + \overline{s} x_1 x_2 + s \overline{x}_1 x_2 + s x_1 x_2$$

### Let's simplify this expression

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x}_2 + \overline{s} x_1 x_2 + s \overline{x}_1 x_2 + s x_1 x_2$$

$$f(s, x_1, x_2) = \overline{s} x_1 (\overline{x}_2 + x_2) + s (\overline{x}_1 + x_1) x_2$$


### Let's simplify this expression

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x}_2 + \overline{s} x_1 x_2 + s \overline{x}_1 x_2 + s x_1 x_2$$

$$f(s, x_1, x_2) = \overline{s} x_1 (\overline{x}_2 + x_2) + s (\overline{x}_1 + x_1) x_2$$


$$f(s, x_1, x_2) = \overline{s} x_1 + s x_2$$

### **Circuit for 2-1 Multiplexer**




$$f(s, x_1, x_2) = \overline{s} x_1 + s x_2$$


# Analysis of the 2-1 Multiplexer (when the input s=0)




# Analysis of the 2-1 Multiplexer (when the input s=1)



# Analysis of the 2-1 Multiplexer (when the input s=0)



## Analysis of the 2-1 Multiplexer (when the input s=1)



### More Compact Truth-Table Representation

$s x_1 x_2$	$f(s,x_1,x_2)$
0 0 0	0
0 0 1	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1


(a)Truth table

S	$f(s, x_1, x_2)$
0	$x_1$
1	$x_2$

### 4-1 Multiplexer (Definition)

- Has four inputs:  $w_0$ ,  $w_1$ ,  $w_2$ ,  $w_3$
- Also has two select lines: s<sub>1</sub> and s<sub>0</sub>
- If  $s_1=0$  and  $s_0=0$ , then the output f is equal to  $w_0$
- If s<sub>1</sub>=0 and s<sub>0</sub>=1, then the output f is equal to w<sub>1</sub>
- If  $s_1=1$  and  $s_0=0$ , then the output f is equal to  $w_2$
- If s<sub>1</sub>=1 and s<sub>0</sub>=1, then the output f is equal to w<sub>3</sub>

### **Graphical Symbol and Truth Table**



$s_1$	$s_0$	f
0	0	$w_0$
0	1	$w_1$
1	0	$w_2$
1	1	$w_3$

(a) Graphic symbol


(b) Truth table

## The long-form truth table


## The long-form truth table


$S_1S_0$	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	F S <sub>1</sub> S <sub>0</sub>	I <sub>3</sub> I <sub>2</sub>	I <sub>1</sub> ]	0 F	$S_1S_0$	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub> I <sub>0</sub>	F	$S_1S_0$	$I_3$	$I_2$	$I_1$	$I_0$	F
0 0	0 0 0 0	0 0 1	0 0	0	0 0	1 0	0	0	0 0	0	1 1	0	0	0	0	0
	0 0 0 1	1	0 0	0	1 0		0	0	0 1	0		0	0	0	1	0
	0 0 1 0	0	0 0	1	0 1		0	0	1 0	0		0	0	1	0	0
	0 0 1 1	1	0 0	1	1 1		0	0	1 1	0		0	$_{0}$	1	1	0
	0 1 0 0	0	0 1	0	0 0		0	1	0 0	1		0	1	0	0	0
	0 1 0 1	1	0 1	0	1 0		0	1	0 1	1		0	1	0	1	0
	0 1 1 0	0	0 1	1	0 1		0	1	1 0	1		0	1	1	0	0
	0 1 1 1	1	0 1	1	1 1		0	1	1 1	1		0	1	1	1	0
	1 0 0 0	0	1 0	0	0 0		1	0	0 0	0		1	0	0	0	1
	1 0 0 1	1	1 0	0	1 0		1	0	0 1	0		1	0	0	1	1
	1 0 1 0	0	1 0	1	0 1		1	0	1 0	0		1	0	1	0	1
	1 0 1 1	1	1 0	1	1 1		1	0	1 1	0		1	0	1	1	1
	1 1 0 0	0	1 1	0	0 0		1	1	0 0	1		1	1	0	0	1
	1 1 0 1	1	1 1	0	1 0		1	1	0 1	1		1	1	0	1	1
	1 1 1 0	0	1 1	1	0 1		1	1	1 0	1		1	1	1	0	1
	1 1 1 1	1	1 1	1	1 1		1	1	1 - 1	1		1	1	1	1	1


### 4-1 Multiplexer (SOP circuit)





$$f = \overline{s_1} \, \overline{s_0} \, w_0 + \overline{s_1} \, s_0 \, w_1 + s_1 \, \overline{s_0} \, w_2 + s_1 \, s_0 \, w_3$$































# Analysis of the 4-1 Multiplexer $(s_1=1 \text{ and } s_0=1)$

















## That is different from the SOP form of the 4-1 multiplexer shown below, which uses less gates




# Analysis of the Hierarchical Implementation ( $s_1=0$ and $s_0=0$ )




# Analysis of the Hierarchical Implementation ( $s_1=0$ and $s_0=1$ )




# Analysis of the Hierarchical Implementation ( $s_1=1$ and $s_0=0$ )



# Analysis of the Hierarchical Implementation ( $s_1=1$ and $s_0=1$ )




## **16-1 Multiplexer**



[ Figure 4.4 from the textbook ]

## **Multiplexers Are Special**

#### The Three Basic Logic Gates



$$X_1$$
 $X_2$ 
 $X_1$ 
 $X_2$ 


$$X_1$$
 $X_2$ 
 $X_1 + X_2$ 

NOT gate

AND gate


OR gate

#### **Truth Table for NOT**




$\mathcal{X}$	$\overline{\mathcal{X}}$
0	1
1	0

#### **Truth Table for AND**




$x_1$	$x_2$	$x_1 \cdot x_2$
0	0	0 0
1	1	$\begin{vmatrix} 0 \\ 1 \end{vmatrix}$


#### **Truth Table for OR**




$x_1$	$x_2$	$x_1 + x_2$
0	0	0
0	1	1
1	0	1
1	1	1
		I




$x_1$	$x_2$	$x_1 \cdot x_2$
0	0	0
0	1	0
1	0	0
1	1	1







$x_1$	$x_2$	$x_1 \cdot x_2$
0 0 1 1	0 1 0 1	$egin{array}{c} 0 \\ 0 \\ 0 \\ 1 \end{array}$



These two are the same.




$x_1$	$x_2$	$x_1 \cdot x_2$
0	0	0
0	1	0
1	0	0
1	1	1





These two are the same.

And so are these two.




	$x_2$
0 0 0	
0  1      1	
1 0   1	
$1  1 \mid \mid  1$	







$x_1$	$x_2$	$x_1 + x_2$
0	0	0
0	1	1
1	0	1



These two are the same.




$x_1$	$x_2$	$x_1$	+	$x_2$
0	0		0	
0	1		1	
1	0		1	
1	1		1	





These two are the same.

And so are these two.




$\mathcal{X}$	$\overline{x}$
0	1
1	0







$\boldsymbol{\mathcal{X}}$	$\mathcal{Y}$	f
0	0	1
0	1	1
1	0	0
1	1	0




Introduce a dummy variable y.




$\boldsymbol{\mathcal{X}}$	$\mathcal{Y}$	f
0	0	1
0	1	1
1	0	0
1	1	0







$\boldsymbol{\mathcal{X}}$	$\mathcal{Y}$	f
0	0	1
0	1	1
1	0	0
1	1	0




Now set y to either 0 or 1 (both will work). Why?



$\mathcal{X}$	$\overline{\mathcal{X}}$
0	1
1	0







Two alternative solutions.


#### **Implications**

# Any Boolean function can be implemented using only 4-to-1 multiplexers!





$x_1$	$x_2$	$x_1 \cdot x_2$
0 0 1	0 1 0	0 0 0
1	1	1







$x_1$	$x_2$	$x_1 \cdot x_2$
0	0 1	0 0
1 1	0 1	0 1







$x_1$	$x_2$	$x_1 \cdot x_2$	
0	0 1	0 0	0
1 1	$0 \\ 1$	$\begin{bmatrix} 0 \\ 1 \end{bmatrix}$	$\mathbf{x}_2$







$x_1$	$x_2$	$x_1 + x_2$
0	0	0
0	1	1
1	0	1
1	1	1







$x_1$	$x_2$	$x_1 + x_2$
0	0	0
0	1	1
1	0	1
1	1	1






$x_1$	$x_2$	$x_1 + x_2$
0	0	$\begin{bmatrix} 0 \\ 1 \end{bmatrix}$ $X_2$
1	0	1 1







$\mathcal{X}$	$\overline{x}$
0	1
1	0



#### **Building a NOT Gate with 2-to-1 Mux**



$\mathcal{X}$	$\overline{x}$
0	1
1	0




#### **Implications**


### Any Boolean function can be implemented using only 2-to-1 multiplexers!


# Synthesis of Logic Circuits Using Multiplexers

#### 2 x 2 Crossbar switch




#### 2 x 2 Crossbar switch







### Implementation of a 2 x 2 crossbar switch with multiplexers



### Implementation of a 2 x 2 crossbar switch with multiplexers




## Implementation of a 2 x 2 crossbar switch with multiplexers




### Implementation of a logic function with a 4x1 multiplexer


<sup>W</sup> <sub>1</sub>	$w_2$	f
0	0	0
0	1	1
1	0	1
1	1	0



### Implementation of the same logic function with a 2x1 multiplexer




(b) Modified truth table



(c) Circuit


#### The XOR Logic Gate



(a) Two switches that control a light

(b) Truth table


#### The XOR Logic Gate



х	у	L
0	0	0
0	1	1
1	0	1
1	1	0

(a) Two switches that control a light

(b) Truth table







(c) Logic network

(d) XOR gate symbol


### Implementation of the XOR Logic Gate with a 2-to-1 multiplexer and one NOT




### Implementation of the XOR Logic Gate with a 2-to-1 multiplexer and one NOT




### Implementation of the XOR Logic Gate with a 2-to-1 multiplexer and one NOT





These two circuits are equivalent (the wires of the bottom AND gate are flipped)




# In other words, all four of these are equivalent!












$w_1$	$w_2$	$W_3$	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$w_1$	$w_2$	$w_3$	f
0	0	0	0
0	0	1	0
0	1	0	0
 0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1








## Another Example (3-input XOR)

$w_1$	$W_2$	$W_3$	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


	f	$W_3$	$w_2$	$w_1$
)	0	0	0	0
$w_2 \oplus w_3$	1	1	0	0
$\binom{n_2 \oplus n_3}{n_2}$	1	0	1	0
)	0	1	1	0
)	1 )	0	0	1
${W_{\bullet} \oplus W_{\bullet}}$	0	1	0	1
$\searrow w_2 \oplus w_3$	0	0	1	1
)	1	1	1	1
			l	

W	$W_2$ $W_3$	f
0	0 0	0
0	0 1	1 ( , , , , , , , , , , , , , , , , , ,
0	1 0	$1 \qquad w_2 \oplus w_3$
0	1 1	0
1	0 0	1 )
1	0 1	$0 \downarrow \overline{w_2 \oplus w_3}$
1	1 0	$0  \left( \begin{array}{c} n_2 & n_3 \\ \end{array} \right)$
1	1 1	1 )
	I	

(a) Truth table




(b) Circuit




$w_1$	$w_2$	$W_3$	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

	$w_1$	$w_2$	$w_3$	f	
•	0	0	0	0	
	0	0	1	1	
	0	1	0	1	
	0	1	1	0	
	1	0	0	1	
	1	0	1	0	
•	1	1	0	0	
	1	1	1	1	

		f	$W_3$	$w_2$	$w_1$	
II/	_ }	0	0	0	0	
$W_3$	5	1	1	0	0	
$\overline{W}_3$	1	1	0	1	0	
<b>"</b> 3	5	0	1	1	0	
$\overline{W}_3$	1	1	0	0	1	
''3 	5	0	1	0	1	
$W_3$	ļ	0	0	1	1	
''3	J	1	1	1	1	
			'			




(a) Truth table





(b) Circuit

### Multiplexor Synthesis Using Shannon's Expansion


$w_1$	$w_2$	$W_3$	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1







(b) Truth table




(b) Circuit

[ Figure 4.10a from the textbook ]

$$f = \overline{w}_1 w_2 w_3 + w_1 \overline{w}_2 w_3 + w_1 w_2 \overline{w}_3 + w_1 w_2 w_3$$

$$f = \overline{w}_1(w_2w_3) + w_1(\overline{w}_2w_3 + w_2\overline{w}_3 + w_2w_3)$$
  
=  $\overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$ 



#### **Shannon's Expansion Theorem**

Any Boolean function  $f(w_1, \ldots, w_n)$  can be rewritten in the form:

$$f(w_1, w_2, \dots, w_n) = \overline{w}_1 \cdot f(0, w_2, \dots, w_n) + w_1 \cdot f(1, w_2, \dots, w_n)$$

#### **Shannon's Expansion Theorem**

Any Boolean function  $f(w_1, \ldots, w_n)$  can be rewritten in the form:

$$f(w_1, w_2, \dots, w_n) = \overline{w}_1 \cdot f(0, w_2, \dots, w_n) + w_1 \cdot f(1, w_2, \dots, w_n)$$

$$f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$$

#### **Shannon's Expansion Theorem**

Any Boolean function  $f(w_1, \ldots, w_n)$  can be rewritten in the form:

$$f(w_1, w_2, \dots, w_n) = \overline{w}_1 \cdot f(0, w_2, \dots, w_n) + w_1 \cdot f(1, w_2, \dots, w_n)$$

$$f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$$
cofactor cofactor

# Shannon's Expansion Theorem (Example)

$$f(w_1, w_2, w_3) = w_1w_2 + w_1w_3 + w_2w_3$$

# Shannon's Expansion Theorem (Example)

$$f(w_1, w_2, w_3) = w_1w_2 + w_1w_3 + w_2w_3$$

$$f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3 (\overline{w_1} + w_1)$$

# Shannon's Expansion Theorem (Example)

$$f(w_1, w_2, w_3) = w_1w_2 + w_1w_3 + w_2w_3$$

$$f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3 (\overline{w_1} + w_1)$$

$$f = \overline{w}_1(0 \cdot w_2 + 0 \cdot w_3 + w_2w_3) + w_1(1 \cdot w_2 + 1 \cdot w_3 + w_2w_3)$$
  
=  $\overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$ 

# Shannon's Expansion Theorem (In terms of more than one variable)

$$f(w_1, \dots, w_n) = \overline{w}_1 \overline{w}_2 \cdot f(0, 0, w_3, \dots, w_n) + \overline{w}_1 w_2 \cdot f(0, 1, w_3, \dots, w_n) + w_1 \overline{w}_2 \cdot f(1, 0, w_3, \dots, w_n) + w_1 w_2 \cdot f(1, 1, w_3, \dots, w_n)$$


This form is suitable for implementation with a 4x1 multiplexer.

#### **Another Example**

$$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$$

$$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$$

$$f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$$
$$= \overline{w}_1 (\overline{w}_3) + w_1 (w_2 + w_3)$$



$$f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$$
$$= \overline{w}_1 (\overline{w}_3) + w_1 (w_2 + w_3)$$

## Factor and implement the following function with a 4x1 multiplexer


$$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$$

## Factor and implement the following function with a 4x1 multiplexer

$$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$$

$$f = \overline{w}_1 \overline{w}_2 f_{\overline{w}_1 \overline{w}_2} + \overline{w}_1 w_2 f_{\overline{w}_1 w_2} + w_1 \overline{w}_2 f_{w_1 \overline{w}_2} + w_1 w_2 f_{w_1 w_2}$$
$$= \overline{w}_1 \overline{w}_2 (\overline{w}_3) + \overline{w}_1 w_2 (\overline{w}_3) + w_1 \overline{w}_2 (w_3) + w_1 w_2 (1)$$

#### Factor and implement the following function with a 4x1 multiplexer



$$f = \overline{w}_1 \overline{w}_2 f_{\overline{w}_1 \overline{w}_2} + \overline{w}_1 w_2 f_{\overline{w}_1 w_2} + w_1 \overline{w}_2 f_{w_1 \overline{w}_2} + w_1 w_2 f_{w_1 w_2}$$
$$= \overline{w}_1 \overline{w}_2 (\overline{w}_3) + \overline{w}_1 w_2 (\overline{w}_3) + w_1 \overline{w}_2 (w_3) + w_1 w_2 (1)$$

#### Yet Another Example


$$f = w_1 w_2 + w_1 w_3 + w_2 w_3$$

$$f = w_1 w_2 + w_1 w_3 + w_2 w_3$$

$$f = \overline{w}_1(w_2w_3) + w_1(w_2 + w_3 + w_2w_3)$$
  
=  $\overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$ 


$$f = w_1 w_2 + w_1 w_3 + w_2 w_3$$


$$f = \overline{w}_1(w_2w_3) + w_1(w_2 + w_3 + w_2w_3)$$
  
=  $\overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$   
$$g = w_2w_3 \qquad h = w_2 + w_3$$




$$g = w_2w_3$$

$$h = w_2 + w_3$$









$$g = \overline{w}_2(0) + w_2(w_3)$$
  $h = \overline{w}_2(w_3) + w_2(1)$ 


#### Finally, we are ready to draw the circuit



#### Finally, we are ready to draw the circuit



#### Finally, we are ready to draw the circuit



#### **Questions?**

#### THE END