

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Mealy State Model

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff

Homework 10 is out

It is due on Monday Nov 12 @ 4pm

Administrative Stuff

- Final Project
- Posted on the class web page (Labs section)
- Pick one of the problems and solve it.
- Your grade will not depend on which project you pick
- By next Wednesday you need to select your project and send an e-mail to your lab TAs

Sample E-mail


Hello TAs,

I decided to pick problem number x for my final project in CprE 281.


Thanks,

[your name, your lab section]


The general form of a synchronous sequential circuit



Moore Type



Mealy Type



Sample Problem

Implement a 11 detector. In other words, the output should be equal to 1 if two consecutive 1's have been detected on the input line.

The output should become 1 as soon as the second 1 is detected in the input.

Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	1	0	0	1	1	0	0

Clock cycle: input w:	t_0	t_1	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0

Clock cycle:	t_0	t_1	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
Clock cycle: input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0

Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0		0	0	1	1	0	0


Clock cycle:	t_0	t_1	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:											

Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0


Clock cycle:	t_0	t_1	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0

Clock cycle:	t_0	t_1	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1		0	0


State diagram of an FSM that realizes the task




Clock cycle: input w:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t 5	t ₆	t ₇	t_8	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle: input w: output z:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z :	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output _{z:}	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t 5	t ₆	t ₇	t_8	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output _{z:}	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output _{z:}	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t 4	t 5	t ₆	t ₇	t_8	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output _{z:}	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output _{z:}										0	_




Clock cycle:								t ₇			t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t_4	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t 4	t ₅	t ₆	t ₇	t ₈	t9	t_{10}
input w:											
output z:											



Clock cycle:	t_0	t_1	t_2	t_3	t_4	t 5	t_6	t ₇	t ₈	t ₉	t_{10}
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t_{10}
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Let's Do a Simulation

Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
Clock cycle: input w: output z:	0	0	0	0	1	0	0	1	1	0	0




Now Let's Do the State Table for this FSM



Present	Next state	Output z	
state	w = 0 $w = 1$	w = 0 $w = 1$	
A			
В			

Now Let's Do the State Table for this FSM



Present	Next	state	Output z	
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	A	В	0	1

The State Table for this FSM

Present	Next	state	Output z	
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	A	В	0	1

Let's Do the State-assigned Table

Present	Next	state	Output z	
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	A	В	0	1

Present	Next	state	Output		
state	w = 0	w = 1	w = 0	w = 1	
У	Y	Y	\mathcal{Z}	\mathcal{Z}	
0 1					

A B

Let's Do the State-assigned Table

Present	Next	state	Output z		
state	w = 0	w = 1	w = 0	w = 1	
A	A	В	0	0	
В	A	В	0	1	

Present	Next	state	Output	
state	w = 0	w = 1	w = 0	w = 1
У	Y	Y	z	\mathcal{Z}
0	0 0	1 1	0 0	0

В

The State-assigned Table

	Present	Next	Next state		Output	
	state	w = 0	w = 1	w = 0	w = 1	
	у	Y	Y	Z	Z	
1	0	0	1	0	0	
3	1	0	1	0	1	


The State-assigned Table

	Present	Next	state	Output	
	state	w = 0	w = 1	w = 0	w = 1
	у	Y	Y	\mathcal{Z}	Z
A B	0 1	0 0	1 1	0	0 1

$$Y = D = w$$
 $z = wy$


The State-assigned Table

	Present	Next	state	Output	
	state	w = 0	w = 1	w = 0	w = 1
	у	Y	Y	\mathcal{Z}	Z
A	0	0	1	0	0
В	1	0	1	0	1




This assumes D flip-flop

Circuit Implementation of the FSM




$$Y = D = w$$
 $z = wy$

Circuit & Timing Diagram



(a) Circuit




(b) Timing diagram


[Figure 6.26 from the textbook]

What if we wanted the output signal to be delayed by 1 clock cycle?

Circuit Implementation of the Modified FSM




Circuit Implementation of the Modified FSM




This flip-flop delays the output signal by one clock cycle


We Have Seen This Diagram Before



[Figure 6.17 from the textbook]


Circuit & Timing Diagram






[Figure 6.27 from the textbook]


The general form of a synchronous sequential circuit



Moore Type




Mealy Type




Moore


Mealy





Moore


Mealy















Notice that the output of the Moore machine is delayed by one clock cycle



Questions?

THE END