

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Logic Gates

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff

- HW1 is out
- It is due on Wednesday Sep 4 @ 4pm.
- Submit it on paper before the start of the lecture
- No late homeworks will be accepted.
- Staple all of your pages
- Please write clearly on the first page:
 - your name
 - student ID
 - Iab section letter


Administrative Stuff


- HW2 is out
- It is due on Monday Sep 9 @ 4pm.
- Submit it on paper before the start of the lecture
- No late homeworks will be accepted.
- Staple all of your pages
- Please write clearly on the first page:
 - your name
 - student ID
 - Iab section letter

Labs Next Week

- Please download and read the lab assignment for next week before you go to your lab section.
- You must print the answer sheet and do the prelab before you go to the lab.
- The TAs will check your prelab answers at the beginning of the recitation. If you don't have it done you'll lose 20% of the lab grade for that lab.


A Binary Switch






x = 1

(a) Two states of a switch




(b) Symbol for a switch

A Light Controlled by a Switch




(a) Simple connection to a battery

A Light Controlled by a Switch




(b) Using a ground connection as the return path


The Logical AND function (series connection of the switches)




The Logical OR function (parallel connection of the switches)




A series-parallel connection of the switches



An Inverting Circuit



The Three Basic Logic Gates




NOT gate


AND gate

OR gate


Truth Table for NOT




Truth Table for AND



Truth Table for OR







Truth Tables for AND and OR

x_1	x_2	$x_1 x_2$	$x_1 + x_2$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

AND OR

Logic Gates with n Inputs






AND gate

OR gate


Truth Table for 3-input AND and OR


x_1	x_2	x_3	x_1 x_2 x_3	$x_1 + x_2 + x_3$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Example of a Logic Circuit Implemented with Logic Gates




Example of a Logic Circuit Implemented with Logic Gates









(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$



(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$

Circuit Analysis with Sequential Inputs




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$

Circuit Analysis with Sequential Inputs




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$


[Figure 2.10 from the textbook]



[[]Figure 2.10 from the textbook]




[[]Figure 2.10 from the textbook]



[[]Figure 2.10 from the textbook]

Timing Diagram




[Figure 2.10 from the textbook]

Truth Table for this Logic Circuit

x_1	<i>x</i> ₂	$f(x_1,x_2)$	Α	В
0	0	1	1	0
0	1	1	1	0
1	0	0	0	0
1	1	1	0	1

[Figure 2.10 from the textbook]


Functionally Equivalent Circuits




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$

[Figure 2.10 from the textbook]

Functionally Equivalent Circuits




(a) Network that implements $f = \bar{x}_1 + x_1 \cdot x_2$



(d) Network that implements $g = \bar{x}_1 + x_2$

[Figure 2.10 from the textbook]

The XOR Logic Gate




(a) Two switches that control a light

(b) Truth table

[Figure 2.11 from the textbook]


The XOR Logic Gate



x	у	L
0	0	0
0	1	1
1	0	1
1	1	0

(a) Two switches that control a light

(b) Truth table




(c) Logic network







[Figure 2.11 from the textbook]


XOR Analysis





[Figure 2.11c from the textbook]














XOR Analysis




[Figure 2.11c from the textbook]




XOR Analysis




[Figure 2.11c from the textbook]



XOR Analysis




[Figure 2.11c from the textbook]




Truth Table for XOR




Truth Table for XOR



The output is 1 only if both inputs are different.




[Figure 2.12 from the textbook]




а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


[Figure 2.12 from the textbook]




а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




а	b	<i>s</i> ₁ <i>s</i> ₀
0	0	0 0
0	1	0 1
1	0	0 1
1	1	1 0




а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




а	b		<i>s</i> ₁	<i>s</i> ₀
0	0		0	0
0	1		0	1
1	0		0	1
1	1		1	0




а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



а	b	<i>s</i> ₁	<i>s</i> ₀	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	




а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

		?	
а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

.



а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


?	

а	b	<i>s</i> ₁	<i>s</i> ₀	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	




а	b	<i>s</i> ₁	<i>s</i> ₀	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	

а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0





а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




а	b	<i>s</i> ₁	<i>s</i> ₀
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

The following examples came from this book






[Platt 2009]



[Platt 2009]



[Platt 2009]

Questions?

THE END