

# **CprE 281: Digital Logic**


**Instructor: Alexander Stoytchev**


**<http://www.ece.iastate.edu/~alexs/classes/>**


# **i281 CPU Architecture**

*CprE 281: Digital Logic  
Iowa State University, Ames, IA  
Copyright © Alexander Stoytchev*









# Drawing Convention

- **Inputs come from the left (for each box)**
- **Output come from the right (for each box)**
- **Control lines are vertical arrows (come from the top)**

# i281 CPU


- **The CPU was designed specifically for this class 😊**

# **i281 CPU**


- **The CPU was designed specifically for this class 😊**
- **It was designed by:**  
**Kyung-Tae Kim and Alexander Stoytchev**

# **The CPU Components**


## The Code Memory (or Instruction Memory)











## The OpCode Decoder

























































The Data Memory




i281 CPU


# **The OPPOSITE Decoder**




















These 4 bits pass through, but don't go through the decoder tree.







These are their names used in the hardware design.


<b>I<sub>15</sub></b>	<b>I<sub>14</sub></b>	<b>I<sub>13</sub></b>	<b>I<sub>12</sub></b>	<b>I<sub>11</sub></b>	<b>I<sub>10</sub></b>	<b>I<sub>9</sub></b>	<b>I<sub>8</sub></b>
-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	-----------------------	----------------------	----------------------












# **The Control Logic**















	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	C <sub>8</sub>	C <sub>9</sub>	C <sub>10</sub>	C <sub>11</sub>	C <sub>12</sub>	C <sub>13</sub>	C <sub>14</sub>	C <sub>15</sub>	C <sub>16</sub>	C <sub>17</sub>	C <sub>18</sub>
	IMEM_WRITE_ENABLE	PROGRAM_COUNTER_MUX	PROGRAM_COUNTER_WRITE_EN	REGISTERS_PORT0_SELECT1	REGISTERS_PORT0_SELECT0	REGISTERS_PORT1_SELECT1	REGISTERS_PORT1_SELECT0	REGISTERS_WRITE_SELECT1	REGISTERS_WRITE_SELECT0	REGISTERS_WRITE_ENABLE	ALU_SOURCE_MUX	ALU_SELECT1	ALU_SELECT0	FLAGS_WRITE_ENABLE	ALU_RESUT_MUX	DMEM_INPUT_MUX	DMEM_WRITE_ENABLE	REG_WRITEBACK_MUX
NOOP			1															
INPUTC	1		1												1			
INPUTCF	1		1	X1	X0						1	1						
INPUTD			1												1	1	1	
INPUTDF			1	X1	X0						1	1				1	1	
MOVE			1	Y1	Y0			X1	X0	1	1	1						
LOADI/LOADP			1					X1	X0	1					1			
ADD			1	X1	X0	Y1	Y0	X1	X0	1		1		1				
ADDI			1	X1	X0			X1	X0	1	1	1		1				
SUB			1	X1	X0	Y1	Y0	X1	X0	1		1	1	1				
SUBI			1	X1	X0			X1	X0	1	1	1	1	1				
LOAD			1					X1	X0	1					1			1
LOADF			1	Y1	Y0			X1	X0	1	1	1						1
STORE			1			X1	X0								1		1	
STOREF			1	Y1	Y0	X1	X0				1	1					1	
SHIFTL			1	X1	X0			X1	X0	1				1				
SHIFTR			1	X1	X0			X1	X0	1			1	1				
CMP			1	X1	X0	Y1	Y0					1	1	1				
JUMP		1	1															
BRE/BRZ		B1	1															
BRNE/BRNZ		B2	1															
BRG		B3	1															
BRGE		B4	1															

Taken from these bits of the instruction

I <sub>15</sub>	I <sub>14</sub>	I <sub>13</sub>	I <sub>12</sub>	I <sub>11</sub>	I <sub>10</sub>	I <sub>9</sub>	I <sub>8</sub>	I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>
						Y <sub>1</sub>	Y <sub>0</sub>								

	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	C <sub>8</sub>	C <sub>9</sub>	C <sub>10</sub>	C <sub>11</sub>	C <sub>12</sub>	C <sub>13</sub>	C <sub>14</sub>	C <sub>15</sub>	C <sub>16</sub>	C <sub>17</sub>	C <sub>18</sub>
	IMEM_WRITE_ENABLE	PROGRAM_COUNTER_MUX	PROGRAM_COUNTER_WRITE_EN	REGISTERS_PORT0_SELECT1	REGISTERS_PORT0_SELECT0	REGISTERS_PORT1_SELECT1	REGISTERS_PORT1_SELECT0	REGISTERS_WRITE_SELECT1	REGISTERS_WRITE_SELECT0	REGISTERS_WRITE_ENABLE	ALU_SOURCE_MUX	ALU_SELECT1	ALU_SELECT0	FLAGS_WRITE_ENABLE	ALU_RESUT_MUX	DMEM_INPUT_MUX	DMEM_WRITE_ENABLE	REG_WRITEBACK_MUX
NOOP			1															
INPUTC	1		1												1			
INPUTCF	1		1	X1	X0						1	1						
INPUTD			1											1	1	1		
INPUTDF			1	X1	X0						1	1				1	1	
MOVE			1	Y1	Y0			X1	X0	1	1	1						
LOADI/LOADP			1					X1	X0	1					1			
ADD			1	X1	X0	Y1	Y0	X1	X0	1		1		1				
ADDI			1	X1	X0			X1	X0	1	1	1		1				
SUB			1	X1	X0	Y1	Y0	X1	X0	1		1	1	1				
SUBI			1	X1	X0			X1	X0	1	1	1	1	1				
LOAD			1					X1	X0	1					1			1
LOADF			1	Y1	Y0			X1	X0	1	1	1						1
STORE			1			X1	X0								1		1	
STOREF			1	Y1	Y0	X1	X0				1	1					1	
SHIFTL			1	X1	X0			X1	X0	1				1				
SHIFTR			1	X1	X0			X1	X0	1			1	1				
CMP			1	X1	X0	Y1	Y0					1	1	1				
JUMP		1	1															
BRE/BRZ		B1	1															
BRNE/BRNZ		B2	1															
BRG		B3	1															
BRGE		B4	1															

Taken from these bits of the instruction

I <sub>15</sub>	I <sub>14</sub>	I <sub>13</sub>	I <sub>12</sub>	I <sub>11</sub>	I <sub>10</sub>	I <sub>9</sub>	I <sub>8</sub>	I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>
						Y <sub>1</sub>	Y <sub>0</sub>								




	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>	C <sub>4</sub>	C <sub>5</sub>	C <sub>6</sub>	C <sub>7</sub>	C <sub>8</sub>	C <sub>9</sub>	C <sub>10</sub>	C <sub>11</sub>	C <sub>12</sub>	C <sub>13</sub>	C <sub>14</sub>	C <sub>15</sub>	C <sub>16</sub>	C <sub>17</sub>	C <sub>18</sub>
	IMEM_WRITE_ENABLE	PROGRAM_COUNTER_MUX	PROGRAM_COUNTER_WRITE_EN	REGISTERS_PORT0_SELECT1	REGISTERS_PORT0_SELECT0	REGISTERS_PORT1_SELECT1	REGISTERS_PORT1_SELECT0	REGISTERS_WRITE_SELECT1	REGISTERS_WRITE_SELECT0	REGISTERS_WRITE_ENABLE	ALU_SOURCE_MUX	ALU_SELECT1	ALU_SELECT0	FLAGS_WRITE_ENABLE	ALU_RESUT_MUX	DMEM_INPUT_MUX	DMEM_WRITE_ENABLE	REG_WRITEBACK_MUX
NOOP			1															
INPUTC	1		1												1			
INPUTCF	1		1	X1	X0						1	1						
INPUTD			1											1	1	1		
INPUTDF			1	X1	X0						1	1				1	1	
MOVE			1	Y1	Y0			X1	X0	1	1	1						
LOADI/LOADP			1					X1	X0	1					1			
ADD			1	X1	X0	Y1	Y0	X1	X0	1		1		1				
ADDI			1	X1	X0			X1	X0	1	1	1		1				
SUB			1	X1	X0	Y1	Y0	X1	X0	1		1	1	1				
SUBI			1	X1	X0			X1	X0	1	1	1	1	1				
LOAD			1					X1	X0	1					1			1
LOADF			1	Y1	Y0			X1	X0	1	1	1						1
STORE			1			X1	X0								1		1	
STOREF			1	Y1	Y0	X1	X0				1	1					1	
SHIFTL			1	X1	X0			X1	X0	1				1				
SHIFTR			1	X1	X0			X1	X0	1			1	1				
CMP			1	X1	X0	Y1	Y0					1	1	1				
JUMP		1	1															
BRE/BRZ		B1	1															
BRNE/BRNZ		B2	1															
BRG		B3	1															
BRGE		B4	1															


computed using  
the flags register

B1= ZF  
 B2= ~ZF  
 B3= AND (~ZF, XNOR(NF, OF))  
 B4= XNOR(NF, OF)


Zero Flag (ZF)  
 Negative Flag (NF)  
 Overflow Flag (OF)


# **The Control Signals**



















































# **The Five Bus Multiplexers**





i281 CPU








# 2-to-1 Bus Multiplexer (with 8-bit lines)






















































# 2-to-1 Bus Multiplexer (with **6-bit** lines)





# 2-to-1 Bus Multiplexer (with **6-bit** lines)



Note that the 0 and the 1 are swapped  
(in order to simplify the large diagram).










# **The Four Registers**








# Register A




8-Bit Parallel-Access Register


# Register A




# Register A




8-Bit Parallel-Access Register





# 4-to-1 Bus Multiplexer (with 8-bit lines)














































# 4-to-1 Bus Multiplexer (with 8-bit lines)




























# **The Data Memory**




i281 CPU







# 8-Bit Parallel-Access Register




# **The Code Memory**







# 16-Bit Parallel-Access Register




# **The Input Switches**











These 16 switches are used for input into the Code Memory.






0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0






These 8 switches are used for input into the Data Memory.





0 1 0 0 0 0 0 0







0 1 0 0 0 0 0 0


This switch controls the paddle in PONG

**To Be Covered  
Next Time**










# **Some Additional Topics**

# **Examples of Some Famous Microprocessors**

# Intel's 4004 Chip




# Technical specifications

- **Maximum clock speed was 740 kHz**
- **Instruction cycle time: 10.8  $\mu$ s  
(8 clock cycles / instruction cycle)**
- **Instruction execution time 1 or 2 instruction cycles  
(10.8 or 21.6  $\mu$ s), 46300 to 92600 instructions per  
second**
- **Built using 2,300 transistors**

# Technical specifications

- **Separate program and data storage.**
- **The 4004, with its need to keep pin count down, used a single multiplexed 4-bit bus for transferring:**
  - **12-bit addresses**
  - **8-bit instructions**
  - **4-bit data words**
- **Instruction set contained 46 instructions (of which 41 were 8 bits wide and 5 were 16 bits wide)**
- **Register set contained 16 registers of 4 bits each**
- **Internal subroutine stack, 3 levels deep.**



## Intel 4004 registers

1 1 0 0 0 0 7 0 0 5 0 0 3 0 2 0 1 0 0 (bit position)

### Main registers

		<b>A</b>	<b>Accumulator</b>
	<b>R0</b>	<b>R1</b>	
	<b>R2</b>	<b>R3</b>	
	<b>R4</b>	<b>R5</b>	
	<b>R6</b>	<b>R7</b>	
	<b>R8</b>	<b>R9</b>	
	<b>R10</b>	<b>R11</b>	
	<b>R12</b>	<b>R13</b>	
	<b>R14</b>	<b>R15</b>	

### Program counter

<b>PC</b>	<b>Program Counter</b>
-----------	------------------------

### Push-down address call stack


<b>PC1</b>	<b>Call level 1</b>
<b>PC2</b>	<b>Call level 2</b>
<b>PC3</b>	<b>Call level 3</b>

### Status register

	<b>C</b>	<b>P</b>	<b>Z</b>	<b>S</b>	<b>Flags</b>
--	----------	----------	----------	----------	--------------



# Intel's 8086 Chip



## Intel 8086 registers

1<sub>9</sub> 1<sub>8</sub> 1<sub>7</sub> 1<sub>6</sub> 1<sub>5</sub> 1<sub>4</sub> 1<sub>3</sub> 1<sub>2</sub> 1<sub>1</sub> 1<sub>0</sub> 0<sub>9</sub> 0<sub>8</sub> 0<sub>7</sub> 0<sub>6</sub> 0<sub>5</sub> 0<sub>4</sub> 0<sub>3</sub> 0<sub>2</sub> 0<sub>1</sub> 0<sub>0</sub> (bit position)

### Main registers

	AH	AL	<b>AX</b> (primary accumulator)
	BH	BL	<b>BX</b> (base, accumulator)
	CH	CL	<b>CX</b> (counter, accumulator)
	DH	DL	<b>DX</b> (accumulator, other functions)

### Index registers

0000	SI	<b>Source Index</b>
0000	DI	<b>Destination Index</b>
0000	BP	<b>Base Pointer</b>
0000	SP	<b>Stack Pointer</b>

### Program counter


0000	IP	<b>Instruction Pointer</b>
------	----	----------------------------

### Segment registers

CS	0000	<b>Code Segment</b>
DS	0000	<b>Data Segment</b>
ES	0000	<b>ExtraSegment</b>
SS	0000	<b>Stack Segment</b>

### Status register

- - - - O D I T S Z - A - P - C	Flags
---------------------------------	-------



**Simplified block diagram of Intel 8088 (a variant of 8086);**

- 1=main registers;
- 2=segment registers and IP;
- 3=address adder;
- 4=internal address bus;
- 5=instruction queue;
- 6=control unit (very simplified!);
- 7=bus interface;
- 8=internal databus;
- 9=ALU;
- 10/11/12=external address/  
data/control bus.

**Questions?**

**THE END**