



CprE 281: Digital Logic

Instructor: Alexander Stoytchev

<http://www.ece.iastate.edu/~alexs/classes/>

NAND and NOR Logic Networks

*CprE 281: Digital Logic
Iowa State University, Ames, IA
Copyright © Alexander Stoytchev*

Administrative Stuff

- **HW2 is due on Monday Aug 31 @ 4pm**

Administrative Stuff

- **HW3 is due on Monday Sep 7 @ 4pm**
- **Please write clearly on the first page the following three things:**
 - **Your First and Last Name**
 - **Your Student ID Number**
 - **Your Lab Section Letter**
- **Submit on Canvas as *one* PDF file.**
- **Please orient your pages such that the text can be read without the need to rotate the page.**

Quick Review

Four Basis Functions

x	y	f₀₀
0	0	1
0	1	0
1	0	0
1	1	0

$f_{00}(x, y)$

x	y	f₀₁
0	0	0
0	1	1
1	0	0
1	1	0

$f_{01}(x, y)$

x	y	f₁₀
0	0	0
0	1	0
1	0	1
1	1	0

$f_{10}(x, y)$

x	y	f₁₁
0	0	0
0	1	0
1	0	0
1	1	1

$f_{11}(x, y)$

Four Basis Functions

x	y	f_{00}
0	0	1
0	1	0
1	0	0
1	1	0

$f_{00}(x, y)$

x	y	f_{01}
0	0	0
0	1	1
1	0	0
1	1	0

$f_{01}(x, y)$

x	y	f_{10}
0	0	0
0	1	0
1	0	1
1	1	0

$f_{10}(x, y)$

x	y	f_{11}
0	0	0
0	1	0
1	0	0
1	1	1

$f_{11}(x, y)$


Four Basis Functions

x	y	$f_{00}(x, y)$	$f_{01}(x, y)$	$f_{10}(x, y)$	$f_{11}(x, y)$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


Four Basis Functions

x	y	$\bar{x}\bar{y}$	$\bar{x}y$	$x\bar{y}$	xy
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


Circuits for the four basis functions




$$f_{00}(x, y) = \bar{x} \bar{y}$$



$$f_{01}(x, y) = \bar{x} y$$



$$f_{10}(x, y) = x \bar{y}$$



$$f_{11}(x, y) = x y$$

Four Basis Functions

x	y	f_{00}
0	0	1
0	1	0
1	0	0
1	1	0

$$f_{00}(x, y) = \bar{x} \bar{y}$$

x	y	f_{01}
0	0	0
0	1	1
1	0	0
1	1	0

$$f_{01}(x, y) = \bar{x} y$$

x	y	f_{10}
0	0	0
0	1	0
1	0	1
1	1	0

$$f_{10}(x, y) = x \bar{y}$$

x	y	f_{11}
0	0	0
0	1	0
1	0	0
1	1	1

$$f_{11}(x, y) = x y$$

Four Basis Functions

x	y	f_{00}
0	0	1
0	1	0
1	0	0
1	1	0

$$f_{00}(x, y) = \bar{x} \bar{y}$$

m_0

x	y	f_{01}
0	0	0
0	1	1
1	0	0
1	1	0

$$f_{01}(x, y) = \bar{x} y$$

m_1

x	y	f_{10}
0	0	0
0	1	0
1	0	1
1	1	0

$$f_{10}(x, y) = x \bar{y}$$

m_2

x	y	f_{11}
0	0	0
0	1	0
1	0	0
1	1	1

$$f_{11}(x, y) = x y$$

m_3

Minterms and Maxterms

Row number	x_1	x_2	Minterm	Maxterm
0	0	0	$m_0 = \bar{x}_1\bar{x}_2$	$M_0 = x_1 + x_2$
1	0	1	$m_1 = \bar{x}_1x_2$	$M_1 = x_1 + \bar{x}_2$
2	1	0	$m_2 = x_1\bar{x}_2$	$M_2 = \bar{x}_1 + x_2$
3	1	1	$m_3 = x_1x_2$	$M_3 = \bar{x}_1 + \bar{x}_2$

Minterms and Maxterms

Row number	x_1	x_2	Minterm	Maxterm
0	0	0	$m_0 = \bar{x}_1\bar{x}_2$	$M_0 = x_1 + x_2$
1	0	1	$m_1 = \bar{x}_1x_2$	$M_1 = x_1 + \bar{x}_2$
2	1	0	$m_2 = x_1\bar{x}_2$	$M_2 = \bar{x}_1 + x_2$
3	1	1	$m_3 = x_1x_2$	$M_3 = \bar{x}_1 + \bar{x}_2$

Use these for
Sum-of-Products
Minimization
(1's of the function)

Use these for
Product-of-Sums
Minimization
(0's of the function)

Sum-of-Products Form

(uses the **ones** of the function)

Sum-of-Products Form

Row number	x_1	x_2	Minterm	$f(x_1, x_2)$
0	0	0	$m_0 = \bar{x}_1\bar{x}_2$	1
1	0	1	$m_1 = \bar{x}_1x_2$	1
2	1	0	$m_2 = x_1\bar{x}_2$	0
3	1	1	$m_3 = x_1x_2$	1

Sum-of-Products Form

Row number	x_1	x_2	Minterm	$f(x_1, x_2)$
0	0	0	$m_0 = \bar{x}_1\bar{x}_2$	1
1	0	1	$m_1 = \bar{x}_1x_2$	1
2	1	0	$m_2 = x_1\bar{x}_2$	0
3	1	1	$m_3 = x_1x_2$	1

Sum-of-Products Form

Row number	x_1	x_2	Minterm	$f(x_1, x_2)$
0	0	0	$m_0 = \bar{x}_1\bar{x}_2$	1
1	0	1	$m_1 = \bar{x}_1x_2$	1
2	1	0	$m_2 = x_1\bar{x}_2$	0
3	1	1	$m_3 = x_1x_2$	1

$$\begin{aligned}f &= m_0 \cdot 1 + m_1 \cdot 1 + m_2 \cdot 0 + m_3 \cdot 1 \\&= m_0 + m_1 + m_3 \\&= \bar{x}_1\bar{x}_2 + \bar{x}_1x_2 + x_1x_2\end{aligned}$$

Product-of-Sums Form

(uses the **zeros** of the function)

Product-of-Sums Form

(for this logic function)

Row number	x_1	x_2	Maxterm	$f(x_1, x_2)$
0	0	0	$M_0 = x_1 + x_2$	0
1	0	1	$M_1 = x_1 + \bar{x}_2$	1
2	1	0	$M_2 = \bar{x}_1 + x_2$	0
3	1	1	$M_3 = \bar{x}_1 + \bar{x}_2$	1

Product-of-Sums Form

(for this logic function)

Row number	x_1	x_2	Maxterm	$f(x_1, x_2)$
0	0	0	$M_0 = x_1 + x_2$	0
1	0	1	$M_1 = x_1 + \bar{x}_2$	1
2	1	0	$M_2 = \bar{x}_1 + x_2$	0
3	1	1	$M_3 = \bar{x}_1 + \bar{x}_2$	1


Product-of-Sums Form (for this logic function)

Row number	x_1	x_2	Maxterm	$f(x_1, x_2)$
0	0	0	$M_0 = x_1 + x_2$	0
1	0	1	$M_1 = x_1 + \bar{x}_2$	1
2	1	0	$M_2 = \bar{x}_1 + x_2$	0
3	1	1	$M_3 = \bar{x}_1 + \bar{x}_2$	1


$$f(x_1, x_2) = M_0 \cdot M_2 = (x_1 + x_2) \cdot (\bar{x}_1 + x_2)$$

Two New Logic Gates


The Three Basic Logic Gates



NOT gate




AND gate




OR gate

NAND Gate





x_1	x_2	f
0	0	1
0	1	1
1	0	1
1	1	0

NOR Gate



x_1	x_2	f
0	0	1
0	1	0
1	0	0
1	1	0


AND vs NAND



x_1	x_2	f
0	0	0
0	1	0
1	0	0
1	1	1


x_1	x_2	f
0	0	1
0	1	1
1	0	1
1	1	0

AND followed by NOT = NAND




x_1	x_2	f
0	0	0
0	1	0
1	0	0
1	1	1

f
1
1
1
0




x_1	x_2	f
0	0	1
0	1	1
1	0	1
1	1	0

NAND followed by NOT = AND





x_1	x_2	f
0	0	1
0	1	1
1	0	1
1	1	0

f
0
0
0
1



x_1	x_2	f
0	0	0
0	1	0
1	0	0
1	1	1


OR vs NOR



x_1	x_2	f
0	0	0
0	1	1
1	0	1
1	1	1


x_1	x_2	f
0	0	1
0	1	0
1	0	0
1	1	0

OR followed by NOT = NOR




x_1	x_2	f
0	0	0
0	1	1
1	0	1
1	1	1

f
1
0
0
0




x_1	x_2	f
0	0	1
0	1	0
1	0	0
1	1	0

NOR followed by NOT = OR



x_1	x_2	f
0	0	1
0	1	0
1	0	0
1	1	0

f
0
1
1
1



x_1	x_2	f
0	0	0
0	1	1
1	0	1
1	1	1


Why do we need two more gates?

Why do we need two more gates?


They can be implemented with fewer transistors.

**They are simpler to implement,
but are they also useful?**

Building a NOT Gate with NAND




x	\bar{x}
0	1
1	0




x	x	f
0	0	1
0	1	1
1	0	1
1	1	0

Building a NOT Gate with NAND




x	\bar{x}
0	1
1	0




x	x	f
0	0	1
[Redacted]		
1	1	0

impossible combinations

Building a NOT Gate with NAND



x	\bar{x}
0	1
1	0



x	x	f
0	0	1
[Redacted]		
1	1	0

impossible combinations

Thus, the two truth tables are equal!


Building an AND gate with NAND gates

Desired AND Gate



$$Q = A \text{ AND } B$$

NAND Construction



$$= \text{NOT}(\text{NOT}(A \text{ AND } B))$$

Truth Table

Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1


Building an OR gate with NAND gates

Desired OR Gate



$$Q = A \text{ OR } B$$

NAND Construction



$$= \text{NOT} [\text{NOT}(A \text{ AND } A) \text{ AND } \text{NOT}(B \text{ AND } B)]$$

Truth Table

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	1

Implications

Implications

**Any Boolean function can be implemented
with only NAND gates!**


NOR gate with NAND gates

Desired NOR Gate



$$Q = \text{NOT}(A \text{ OR } B)$$

NAND Construction



$$= \text{NOT}\{ \text{NOT}[\text{NOT}(A \text{ AND } A) \text{ AND } \text{NOT}(B \text{ AND } B)] \}$$

Truth Table

Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	0


XOR gate with NAND gates

Desired XOR Gate



$$Q = A \text{ XOR } B$$

NAND Construction



$$= \text{NOT} [\text{NOT} \{ A \text{ AND } \text{NOT} (A \text{ AND } B) \} \text{ AND } \text{NOT} \{ B \text{ AND } \text{NOT} (A \text{ AND } B) \}]$$

Truth Table

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	0


XNOR gate with NAND gates

Desired XNOR Gate



$$Q = \text{NOT}(A \text{ XOR } B)$$

NAND Construction




$$= \text{NOT}[\text{NOT}[\text{NOT}\{A \text{ AND } \text{NOT}(A \text{ AND } B)\} \text{ AND } \text{NOT}\{B \text{ AND } \text{NOT}(A \text{ AND } B)\}]]$$


Truth Table

Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	1

Building a NOT Gate with NOR




x	\bar{x}
0	1
1	0



x	x	f
0	0	1
0	1	0
1	0	0
1	1	0

Building a NOT Gate with NOR




x	\bar{x}
0	1
1	0



x	x	f
0	0	1
[Redacted]		
1	1	0

impossible combinations

Building a NOT Gate with NOR



x	\bar{x}
0	1
1	0



x	x	f
0	0	1
1	1	0

impossible combinations


Thus, the two truth tables are equal!

Building an OR gate with NOR gates

Desired Gate



NOR Construction



Truth Table

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	1


Let's build an AND gate with NOR gates

Let's build an AND gate with NOR gates

Desired Gate



NOR Construction



Truth Table

Input A	Input B	Output Q
0	0	0
0	1	0
1	0	0
1	1	1

Implications

Implications


**Any Boolean function can be implemented
with only NOR gates!**

NAND gate with NOR gates

Desired Gate




NOR Construction



Truth Table

Input A	Input B	Output Q
0	0	1
0	1	1
1	0	1
1	1	0

XOR gate with NOR gates



Truth Table


Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	0

XNOR gate with NOR gates

Desired XNOR Gate



NOR Construction





Truth Table

Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	1





The following examples came from this book










Click to **LOOK INSIDE!**







INPUT B	INPUT A	OUTPUT
NO	NO	NO
NO	YES	NO
YES	NO	NO
YES	YES	YES







INPUT B	INPUT A	OUTPUT
NO	NO	NO
NO	YES	YES
YES	NO	YES
YES	YES	YES







INPUT B	INPUT A	OUTPUT
NO	NO	YES
NO	YES	YES
YES	NO	YES
YES	YES	NO









INPUT B	INPUT A	OUTPUT
NO	NO	YES
NO	YES	NO
YES	NO	NO
YES	YES	NO






INPUT B	INPUT A	OUTPUT
NO	NO	YES
NO	YES	NO
YES	NO	NO
YES	YES	YES




DeMorgan's Theorem Revisited

DeMorgan's theorem (in terms of logic gates)



$$\overline{x \cdot y} = \overline{x} + \overline{y}$$


The other DeMorgan's theorem (in terms of logic gates)



$$\overline{x + y} = \overline{x} \cdot \overline{y}$$


Shortcut Notation

DeMorgan's theorem in terms of logic gates




(Theorem 15.a) $\overline{x \cdot y} = \overline{x} + \overline{y}$

DeMorgan's theorem in terms of logic gates




(Theorem 15.b) $\overline{x + y} = \overline{x} \overline{y}$




Two NOTs in a row



Two NOTs in a row




Two NOTs in a row




NAND-NAND Implementation of Sum-of-Products Expressions

NAND followed by NOT = AND



x_1	x_2	f
0	0	1
0	1	1
1	0	1
1	1	0

f
0
0
0
1




x_1	x_2	f
0	0	0
0	1	0
1	0	0
1	1	1

DeMorgan's Theorem


15a. $\overline{\mathbf{x} \cdot \mathbf{y}} = \overline{\mathbf{x}} + \overline{\mathbf{y}}$

DeMorgan's Theorem



15a. $\overline{x \cdot y} = \bar{x} + \bar{y}$





Sum-Of-Products




Sum-Of-Products





Sum-Of-Products





Sum-Of-Products





Sum-Of-Products




Sum-Of-Products



Sum-Of-Products





Sum-Of-Products







This circuit uses only NANDs

Sum-Of-Products



This circuit uses only NANDs

Another SOP Example




This circuit uses ANDs & OR

This circuit uses only NANDs


NOR-NOR Implementation of Product-of-Sums Expressions

NOR followed by NOT = OR



x_1	x_2	f
0	0	1
0	1	0
1	0	0
1	1	0

f
0
1
1
1




x_1	x_2	f
0	0	0
0	1	1
1	0	1
1	1	1

DeMorgan's Theorem


15b. $\overline{x + y} = \bar{x} \cdot \bar{y}$

DeMorgan's Theorem



15b. $\overline{x + y} = \bar{x} \cdot \bar{y}$





Product-Of-Sums




Product-Of-Sums





Product-Of-Sums





Product-Of-Sums





Product-Of-Sums




Product-Of-Sums



Product-Of-Sums





Product-Of-Sums






This circuit uses only NORs

Product-Of-Sums




This circuit uses only NORs

Another POS Example



This circuit uses ORs & AND



This circuit uses only NORs

Questions?

THE END