

# **CprE 281: Digital Logic**

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

#### **Fast Adders**

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

#### **Administrative Stuff**

- No HW is due next Monday
- HW 6 will be due on Monday Oct. 5.

#### **Administrative Stuff**

- Labs next week
- Mini-Project
- This is worth 4% of your grade (x2 labs)
- https://www.ece.iastate.edu/~alexs/classes/ 2020\_Fall\_281/labs/Mini\_Project/ /

### **Quick Review**

#### The problems in which row are easier to calculate?

#### The problems in which row are easier to calculate?

82
61
21

Why?

$$82 - 64 = 82 + 100 - 100 - 64$$

$$82 - 64 = 82 + 100 - 100 - 64$$

$$= 82 + (100 - 64) - 100$$

$$82 - 64 = 82 + 100 - 100 - 64$$

$$= 82 + (100 - 64) - 100$$

$$= 82 + (99 + 1 - 64) - 100$$

$$82 - 64 = 82 + 100 - 100 - 64$$

$$= 82 + (100 - 64) - 100$$

$$= 82 + (99 + 1 - 64) - 100$$

$$= 82 + (99 - 64) + 1 - 100$$

$$82 - 64 = 82 + 100 - 100 - 64$$

$$= 82 + (100 - 64) - 100$$

$$= 82 + (99 + 1 - 64) - 100$$

Does not require borrows

$$= 82 + (99 - 64) + 1 - 100$$

# 9's Complement (subtract each digit from 9)

## 10's Complement (subtract each digit from 9 and add 1 to the result)

$$-\frac{99}{64}$$

$$-35 + 1 = 36$$

$$82 - 64 = 82 + (99 - 64) + 1 - 100$$

$$82 - 64 = 82 + (99 - 64) + 1 - 100$$

$$82 - 64 = 82 + (99 - 64) + 1 - 100$$
  
=  $82 + 35 + 1 - 100$ 

$$82 - 64 = 82 + (99 - 64) + 1 - 100$$

$$= 82 + (35 + 1) - 100$$

$$82 - 64 = 82 + 99 - 64) + 1 - 100$$

$$= 82 + 35 + 1 - 100$$

$$= 82 + 36 - 100$$

$$82 - 64 = 82 + 99 - 64 + 1 - 100$$

$$= 82 + 35 + 1 - 100$$

$$= 82 + 36 - 100$$
// Add the first two.
$$= 118 - 100$$

$$82 - 64 = 82 + 99 - 64 + 1 - 100$$

$$= 82 + 35 + 1 - 100$$

$$= 82 + 36 - 100$$
// Add the first two.
$$= 18$$
// No need to subtract 100.
$$= 18$$

## 1's complement (subtract each digit from 1)

Let K be the negative equivalent of an n-bit positive number P.

Then, in 1's complement representation K is obtained by subtracting P from  $2^n - 1$ , namely

$$K = (2^n - 1) - P$$

This means that K can be obtained by inverting all bits of P.

## 1's complement (subtract each digit from 1)

Let K be the negative equivalent of an 8-bit positive number P.


Then, in 1's complement representation K is obtained by subtracting P from  $2^8 - 1$ , namely

$$K = (2^8 - 1) - P = 255 - P$$


This means that K can be obtained by inverting all bits of P.

Provided that P is between 0 and 127, because the most significant bit must be zero to indicate that it is positive.


### 1's complement (subtract each digit from 1)



## Circuit for negating a number stored in 1's complement representation



## Circuit for negating a number stored in 1's complement representation



#### 2's complement

Let K be the negative equivalent of an n-bit positive number P.

Then, in 2's complement representation K is obtained by subtracting P from  $2^n$ , namely

$$K = 2^n - P$$

#### Deriving 2's complement

For a positive n-bit number P, let  $K_1$  and  $K_2$  denote its 1's and 2's complements, respectively.

$$K_1 = (2^n - 1) - P$$

$$\mathbf{K}_2 = 2^{\mathbf{n}} - \mathbf{P}$$

Since  $K_2 = K_1 + 1$ , it is evident that in a logic circuit the 2's complement can computed by inverting all bits of P and then adding 1 to the resulting 1's-complement number.

#### Deriving 2's complement

For a positive 8-bit number P, let  $K_1$  and  $K_2$  denote its 1's and 2's complements, respectively.

$$K_1 = (2^n - 1) - P = 255 - P$$
  
 $K_2 = 2^n - P = 256 - P$ 

Since  $K_2 = K_1 + 1$ , it is evident that in a logic circuit the 2's complement can computed by inverting all bits of P and then adding 1 to the resulting 1's-complement number.

#### Find the 2's complement of ...

0 1 0 1

0010

0100

0 1 1 1

#### Find the 2's complement of ...

0 1 0 1
1 0 1 0
1 1 0 1

Invert all bits.

#### Find the 2's complement of ...


$$\begin{array}{c}
0 \ 0 \ 1 \ 0 \\
+ \ 1 \\
\hline
1 \ 1 \ 1 \ 0
\end{array}$$

$$\begin{array}{r}
0 \ 1 \ 0 \ 0 \\
+ \ 1 \\
\hline
1 \ 1 \ 0 \ 0
\end{array}$$


$$\begin{array}{c}
0 \ 1 \ 1 \ 1 \\
+ \ 1 \ 0 \ 0 \ 1 \\
\hline
1 \ 0 \ 0 \ 1
\end{array}$$

Then add 1.

# Circuit for negating a number stored in 2's complement representation



# Circuit for negating a number stored in 2's complement representation



# Addition of two numbers stored in 2's complement representation

$$\bullet$$
 (-5) + (+2)

$$\bullet$$
 (+5) + (-2)

$$\bullet$$
 (-5) + (-2)

• 
$$(-5)$$
 +  $(-2)$  negative plus negative

## Positive plus positive

$$\begin{array}{c}
(+5) \\
+(+2) \\
(+7)
\end{array}$$


$$\begin{array}{c}
0101 \\
+0010 \\
0111
\end{array}$$

$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

## **Negative plus positive**


$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

## Positive plus negative



$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

## **Negative plus negative**



$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

# Subtraction of two numbers stored in 2's complement representation

$$\bullet$$
 (-5) - (+2)

• 
$$(+5)$$
 -  $(-2)$ 

$$\bullet$$
 (-5) - (-2)

• 
$$(-5)$$
 -  $(-2)$  negative minus negative

$$\bullet$$
 (-5) - (+2)

• 
$$(+5)$$
 -  $(-2)$ 

$$\bullet$$
 (-5) - (-2)

$$\bullet$$
 (+5) - (+2) = (+5) + (-2)

$$\bullet \ (-5) - (+2) = (-5) + (-2)$$

$$\bullet$$
 (+5) - (-2) = (+5) + (+2)

$$\bullet \ (-5) - (-2) = (-5) + (+2)$$

$$\bullet$$
 (+5)  $-$  (+2) = (+5)  $+$  (-2)

$$\bullet \ (-5) \quad - \quad (+2) \qquad = \qquad (-5) \quad + \quad (-2)$$

$$\bullet$$
 (+5)  $-$  (-2) = (+5)  $+$  (+2)

$$\bullet \ (-5) \quad - \quad (-2) \qquad = \qquad (-5) \quad + \quad (+2)$$

We can change subtraction into addition ...

• 
$$(+5)$$
 -  $(+2)$  =  $(+5)$  +  $(-2)$ 
•  $(-5)$  -  $(+2)$  =  $(-5)$  +  $(-2)$ 
•  $(+5)$  -  $(-2)$  =  $(+5)$  +  $(+2)$ 

$$\bullet \ (-5) - (-2) = (-5) + (+2)$$

... if we negate the second number.

$$\bullet \ (+5) - (+2) = (+5) + (-2)$$

$$\bullet \ (-5) - (+2) = (-5) + (-2)$$

$$\bullet \ (+5) - (-2) = (+5) + (+2)$$

$$\bullet \ (-5) - (-2) = (-5) + (+2)$$


There are the four addition cases (arranged in a shuffled order)

# Positive minus positive

$$\begin{array}{ccc}
(+5) & & & 0101 \\
-(+2) & & & -0010 \\
\hline
(+3) & & & \end{array}$$


$b_3b_2b_1b_0$	2's complement
0111 0110 0101 0100 0011 0010 0001 0000 1000 1001 1010 1011 1100 1101	+7 +6 +5 +4 +3 +2 +1 +0 -8 -7 -6 -5 -4 -3 -2
1111	-1

## Convert to: Positive plus negative




$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

## Convert to: Positive plus negative



$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

# Graphical interpretation of four-bit 2's complement numbers




- (a) The number circle
- (b) Subtracting 2 by adding its 2's complement

# **Negative minus positive**

$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

## Convert to: Negative plus negative



$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1
1	

# Positive minus negative

$$\begin{array}{ccc}
(+5) & & 0101 \\
- & (-2) & & -1110 \\
\hline
 & (+7) & & \end{array}$$

$b_3b_2b_1b_0$	2's complement
0111 0110 0101 0100 0011 0010 0001 0000 1000 1001 1011	+7 +6 +5 +4 +3 +2 +1 +0 -8 -7 -6 -5
1100 1101 1110 1111	$ \begin{array}{r} -3 \\ -4 \\ -3 \\ -2 \\ -1 \end{array} $

## Convert to: Positive plus positive

$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

# **Negative minus negatie**

$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

## Convert to: Negative plus positive


$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

# **Take Home Message**

 Subtraction can be performed by simply negating the second number and adding it to the first, regardless of the signs of the two numbers.

 Thus, the same adder circuit can be used to perform both addition and subtraction !!!


# Adder/subtractor unit




## **XOR Tricks**


control	y	out
0	0	0
0	1	1
1	0	1
1	1	0





# XOR as a repeater







# XOR as a repeater

control y	out
0 0	0
0 1	1


*y* \_\_\_\_\_*y* 


### XOR as an inverter






### XOR as an inverter







### Addition: when control = 0





### Addition: when control = 0





### Addition: when control = 0











#### **Overflow Detection**

$$\frac{(-7)}{+(+2)} + \frac{1001}{0010}$$

$$\frac{(-5)}{1011}$$

$$\begin{array}{ccc} (-7) & + & 1001 \\ + & (-2) & & 1110 \\ \hline & & & & 10111 \end{array}$$

$$\begin{array}{c}
(+7) \\
+(+2) \\
\hline
(+9)
\end{array}
+
\begin{array}{c}
0 \ 1 \ 1 \ 1 \\
0 \ 0 \ 1 \ 0 \\
\hline
1 \ 0 \ 0 \ 1
\end{array}$$

$$\begin{array}{ccc}
(-7) & + & 1001 \\
+ & (+2) & & & 0010 \\
\hline
 & & & & & & \\
\hline
 & & & & & & \\
\hline
 & & & & & & \\
\end{array}$$

In 2's complement, both +9 and -9 are not representable with 4 bits.

$$\begin{array}{c}
(+7) \\
+(+2) \\
\hline
(+9)
\end{array}
+
\begin{array}{c}
0 1 1 0 0 \\
0 1 1 1 \\
0 0 1 0 \\
\hline
1 0 0 1
\end{array}$$

$$\begin{array}{c}
(+7) \\
+ (-2) \\
(+5)
\end{array}
+ \begin{array}{c}
11100 \\
0111 \\
1110
\end{array}$$

$$\begin{array}{c}
(+7) \\
+(+2) \\
(+9)
\end{array}
+
\begin{array}{c}
0 \ 1 \ 1 \ 0 \ 0 \\
0 \ 1 \ 1 \ 1 \\
0 \ 0 \ 1 \ 0 \\
1 \ 0 \ 0 \ 1
\end{array}$$

$$\begin{array}{c}
(+7) \\
+ (-2) \\
(+5)
\end{array}
+ \begin{array}{c}
111100 \\
0111 \\
1110
\end{array}$$

$$\begin{array}{c|c}
(-7) \\
+ & (-2) \\
\hline
 & (-9) \\
\end{array}
+ \begin{array}{c|c}
1 & 0 & 0 & 0 \\
\hline
 & 1 & 0 & 0 & 1 \\
\hline
 & 1 & 1 & 1 & 0 \\
\hline
 & 1 & 0 & 1 & 1 & 1
\end{array}$$

Include the carry bits:  $c_4 c_3 c_2 c_1 c_0$ 

$$c_{4} = 0$$

$$c_{3} = 1$$

$$(+7)$$

$$+ (+2)$$

$$(+9)$$

$$0 1 1 0 0$$

$$0 1 1 1$$

$$0 0 1 0$$

$$c_4 = 0$$

$$c_3 = 0$$

$$c_4 = 1$$
 $c_3 = 1$ 
 $(+7)$ 
 $+ (-2)$ 
 $(+5)$ 
 $11100$ 
 $0111$ 
 $1110$ 

$$\begin{array}{c}
(-7) \\
+ (-2) \\
(-9)
\end{array}
+ \begin{array}{c}
10000 \\
1001 \\
1110 \\
10111
\end{array}$$

$$c_4 = 1$$

$$c_3 = 0$$

Include the carry bits:  $c_4 c_3 c_2 c_1 c_0$ 

$$\begin{pmatrix}
c_4 = 0 \\
c_3 = 1
\end{pmatrix}$$

$$\begin{array}{c}
(+7) \\
+(+2) \\
(+9)
\end{array}
+
\begin{array}{c}
0 \ 1 \ 1 \ 0 \ 0 \\
0 \ 1 \ 1 \ 1 \\
0 \ 0 \ 1 \ 0 \\
1 \ 0 \ 0 \ 1
\end{array}$$

$$c_4 = 0$$

$$c_3 = 0$$

$$c_4 = 1$$
  
$$c_3 = 1$$

$$\begin{array}{c}
(+7) \\
+ (-2) \\
(+5)
\end{array}
+ \begin{array}{c}
11100 \\
0111 \\
1110 \\
10101
\end{array}$$

$$\begin{pmatrix}
 c_4 = 1 \\
 c_3 = 0
 \end{pmatrix}$$

$$c_4 = 0$$

$$c_3 = 1$$

$$\begin{array}{c}
(+7) \\
+(+2) \\
(+9)
\end{array}
+
\begin{array}{c}
0 \ 1 \ 1 \ 0 \ 0 \\
0 \ 1 \ 1 \ 1 \\
0 \ 0 \ 1 \ 0 \\
1 \ 0 \ 0 \ 1
\end{array}$$

$$c_4 = 0$$

$$c_3 = 0$$

$$c_4 = 1$$
  
$$c_3 = 1$$

$$\begin{array}{c}
(+7) \\
+ (-2) \\
(+5)
\end{array}
+ \begin{array}{c}
11100 \\
0111 \\
1110 \\
10101
\end{array}$$

$$\begin{pmatrix}
 c_4 = 1 \\
 c_3 = 0
 \end{pmatrix}$$

Overflow = 
$$c_3\overline{c}_4 + \overline{c}_3c_4$$

$$c_4 = 0$$

$$c_3 = 1$$

$$\begin{array}{c}
(+7) \\
+(+2) \\
(+9)
\end{array}
+
\begin{array}{c}
0 \ 1 \ 1 \ 0 \ 0 \\
0 \ 1 \ 1 \ 1 \\
0 \ 0 \ 1 \ 0 \\
1 \ 0 \ 0 \ 1
\end{array}$$

$$c_4 = 0$$
  
$$c_3 = 0$$

$$c_4 = 1$$
  
$$c_3 = 1$$

$$(+7) + (-2) + 1110$$

$$(+5) + 10101$$

$$\begin{array}{c|c}
(-7) & + & 10000 \\
+ & (-2) & + & 1110 \\
\hline
 & & & 10111
\end{array}$$

$$\begin{aligned}
c_4 &= 1 \\
c_3 &= 0
\end{aligned}$$

Overflow = 
$$c_3\overline{c}_4 + \overline{c}_3c_4$$
XOR


## Calculating overflow for 4-bit numbers with only three significant bits

Overflow = 
$$c_3\bar{c}_4 + \bar{c}_3c_4$$
  
=  $c_3 \oplus c_4$ 


## Calculating overflow for n-bit numbers with only n-1 significant bits

Overflow = 
$$c_{n-1} \oplus c_n$$

## **Detecting Overflow**



# Detecting Overflow (with one extra XOR)



# Overflow Detection (alternative method)

#### Another way to look at the overflow issue

#### Another way to look at the overflow issue

If both numbers that we are adding have the same sign but the sum does not, then we have an overflow.

$$\begin{array}{ccc}
(+7) \\
+ (+2) \\
\hline
(+9) & & 1001
\end{array}$$

$$\frac{(-7)}{+(+2)} + \frac{1001}{0010}$$

$$\frac{(-5)}{1011}$$

$$\begin{array}{ccc}
(+7) & + & 0 & 1 & 1 & 1 \\
+ & (-2) & & & 1 & 1 & 1 & 0 \\
\hline
(+5) & & & 1 & 0 & 1 & 0 & 1
\end{array}$$

$$\begin{array}{ccc} (-7) & + & 1001 \\ + & (-2) & & 1110 \\ \hline & & & & 10111 \end{array}$$

$$\begin{array}{c|cccc}
 & (-7) \\
 & + (+2) \\
\hline
 & (-5) \\
\end{array}
+ \begin{array}{c|ccccc}
 & 1 & 0 & 0 & 1 \\
 & 0 & 0 & 1 & 0 \\
\hline
 & 1 & 0 & 1 & 1 \\
\end{array}$$

$$x_3 = 0$$
  
 $y_3 = 0$   
 $s_3 = 1$   
 $+ (+2)$   
 $+ (+2)$   
 $+ (+2)$   
 $+ (+2)$   
 $+ (+2)$   
 $+ (+2)$   
 $+ (+2)$   
 $+ (+2)$   
 $+ (+2)$ 

$$x_3 = 1$$

$$y_3 = 1$$

$$s_3 = 0$$

 $x_3 = 1$ 

 $y_3 = 0$ <br/> $s_3 = 1$ 

$$x_3 = 0$$
  
 $y_3 = 0$   
 $s_3 = 1$ 
 $(+7)$   
 $+(+2)$ 
 $+(+2)$ 
 $(-7)$   
 $+(+2)$ 
 $+(+2)$ 
 $+(+2)$ 
 $+(+2)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 
 $+(-5)$ 

$$x_3 = 0$$
  
 $y_3 = 1$   
 $s_3 = 0$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$ 

In 2's complement, both +9 and -9 are not representable with 4 bits.

$$x_3 = 0$$
  
 $y_3 = 1$   
 $s_3 = 0$   
 $(+7)$   
 $+ (-2)$   
 $(+5)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$ 

Overflow occurs only in these two cases.

$$x_3 = 0$$
  
 $y_3 = 1$   
 $s_3 = 0$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$   
 $+ (-2)$ 

Overflow = 
$$\overline{x}_3 \overline{y}_3 s_3 + x_3 y_3 \overline{s}_3$$


#### Another way to look at the overflow issue

If both numbers that we are adding have the same sign but the sum does not, then we have an overflow.


Overflow = 
$$\overline{x}_3 \overline{y}_3 s_3 + x_3 y_3 \overline{s}_3$$

## A ripple-carry adder


## How long does it take to compute all sum bits and all carry bits?




# Delays through the modular implementation of the full-adder circuit




# Delays through the modular implementation of the full-adder circuit



# Delays through the modular implementation of the full-adder circuit




## How long does it take to compute all sum bits and all carry bits in this case?




It takes 3n gate delays?


## Delays through the Full-Adder circuit




### Delays through the Full-Adder circuit



# Delays through the Full-Adder circuit



# How long does it take to compute all sum bits and all carry bits?



It takes 2n gate delays?

# Can we perform addition even faster?


The goal is to evaluate very fast if the carry from the previous stage will be equal to 0 or 1.

# Can we perform addition even faster?


The goal is to evaluate very fast if the carry from the previous stage will be equal to 0 or 1.

To accomplish this goal we will have to redesign the full-adder circuit yet again.

#### The Full-Adder Circuit



#### The Full-Adder Circuit




[Figure 3.3c from the textbook]

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$


$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$
$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$




$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$
$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$



$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$




$$c_{i+1} = \underbrace{x_i y_i}_{g_i} + (\underbrace{x_i + y_i}_{p_i})c_i$$




g - generate

p - propagate


$$c_{i+1} = \underbrace{x_i y_i}_{g_i} + (\underbrace{x_i + y_i}_{p_i})c_i$$



## Yet Another Way to Draw It (Just Rotate It)




#### Now we can Build a Ripple-Carry Adder



 $c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$ 

[ Figure 3.14 from the textbook ]


#### Now we can Build a Ripple-Carry Adder




 $c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$ 

[ Figure 3.14 from the textbook ]

# 2-bit ripple-carry adder: 5 gate delays (1+2+2)



## n-bit ripple-carry adder: 2n+1 gate delays



# n-bit Ripple-Carry Adder

- It takes 1 gate delay to generate all g<sub>i</sub> and p<sub>i</sub> signals
- +2 more gate delays to generate carry 1
- +2 more gate delay to generate carry 2

- - -

- +2 more gate delay to generate carry n
- Thus, the total delay through an n-bit ripple-carry adder is 2n+1 gate delays!

# n-bit Ripple-Carry Adder

- It takes 1 gate delay to generate all g<sub>i</sub> and p<sub>i</sub> signals
- +2 more gate delays to generate carry 1
- +2 more gate delay to generate carry 2

• • •

- +2 more gate delay to generate carry n
- Thus, the total delay through an n-bit ripple-carry adder is 2n+1 gate delays!

This is slower by 1 than the original design?!

# A carry-lookahead adder

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

$$g_i \qquad p_i$$
(1 gate delay) (1 gate delay)

### It takes 1 gate delay to compute all pi signals



## It takes 1 gate delay to compute all gi signals



$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

$$c_{i+1} = g_i + p_i c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = \underbrace{x_i y_i}_{g_i} + (\underbrace{x_i + y_i}_{p_i})c_i$$

$$c_{i+1} = g_i + p_i c_i$$

$$c_{i+1} = g_i + p_i (g_{i-1} + p_{i-1} c_{i-1})$$

$$c_{i+1} = g_i + p_i (g_{i-1} + p_{i-1} c_{i-1})$$
recursive expansion of

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

$$c_{i+1} = g_i + p_i c_i$$


$$c_{i+1} = g_i + p_i(g_{i-1} + p_{i-1}c_{i-1})$$

$$c_{i+1} = g_i + p_i g_{i-1} + p_i p_{i-1} c_{i-1}$$

## Now we can Build a Carry-Lookahead Adder




#### The first two stages of a carry-lookahead adder



# Carry for the first stage

$$c_1 = g_0 + p_0 c_0$$


# Carry for the first stage



# Carry for the second stage

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

# Carry for the second stage



$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$c_{1} = g_{0} + p_{0}c_{0}$$

$$c_{2} = g_{1} + p_{1}g_{0} + p_{1}p_{0}c_{0}$$

$$= g_{1} + p_{1}(g_{0} + p_{0}c_{0})$$


$$c_{1} = g_{0} + p_{0}c_{0}$$

$$c_{2} = g_{1} + p_{1}g_{0} + p_{1}p_{0}c_{0}$$


$$= g_{1} + p_{1}(g_{0} + p_{0}c_{0})$$

$$= g_{1} + p_{1}c_{1}$$


#### The first two stages of a carry-lookahead adder




#### It takes 3 gate delays to generate c<sub>1</sub>




#### It takes 3 gate delays to generate c<sub>2</sub>




#### The first two stages of a carry-lookahead adder



#### It takes 4 gate delays to generate s<sub>1</sub>



#### It takes 4 gate delays to generate s<sub>2</sub>



#### N-bit Carry-Lookahead Adder

- It takes 1 gate delay to generate all g<sub>i</sub> and p<sub>i</sub> signals
- It takes 2 more gate delays to generate all carry signals
- It takes 1 more gate delay to generate all sum bits

 Thus, the total delay through an n-bit carry-lookahead adder is only 4 gate delays!

#### **Expanding the Carry Expression**

$$c_{i+1} = g_i + p_i c_i$$

$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$

$$\cdots$$

$$c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$$

$$+ p_7 p_6 p_5 p_4 g_3 + p_7 p_6 p_5 p_4 p_3 g_2$$

$$+ p_7 p_6 p_5 p_4 p_3 p_2 g_1 + p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0$$

$$+ p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$$

#### **Expanding the Carry Expression**

$$c_{i+1} = g_i + p_i c_i$$

$$c_1 = g_0 + p_0 c_0$$


$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$


$$c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$


$$\cdots$$

$$c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$$
Even this takes  $+ p_7 p_6 p_5 p_4 g_3 + p_7 p_6 p_5 p_4 p_3 g_2$ 
only 3 gate delays  $+ p_7 p_6 p_5 p_4 p_3 p_2 g_1 + p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0$ 


$$+ p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$$

















[ Figure 3.17 from the textbook ]








$$c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$$

$$+ p_7 p_6 p_5 p_4 g_3 + p_7 p_6 p_5 p_4 p_3 g_2$$

$$+ p_7 p_6 p_5 p_4 p_3 p_2 g_1 + p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0$$

$$+ p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$$

$$c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4 + p_7 p_6 p_5 p_4 g_3 + p_7 p_6 p_5 p_4 p_3 g_2 + p_7 p_6 p_5 p_4 p_3 p_2 g_1 + p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0 + p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$$



$$c_{8} = g_{7} + p_{7}g_{6} + p_{7}p_{6}g_{5} + p_{7}p_{6}p_{5}g_{4}$$

$$+ p_{7}p_{6}p_{5}p_{4}g_{3} + p_{7}p_{6}p_{5}p_{4}p_{3}g_{2}$$

$$+ p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}g_{1} + p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}g_{0}$$

$$+ p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}p_{0}c_{0}$$

$$+ p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}p_{0}c_{0}$$


$$c_8 = G_0 + P_0 c_0$$

$$c_8 = G_0 + P_0 c_0$$


$$c_{16} = G_1 + P_1 c_8$$
  
=  $G_1 + P_1 G_0 + P_1 P_0 c_0$ 

$$c_{24} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 c_0$$

$$c_{32} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 c_0$$



[ Figure 3.17 from the textbook ]



[ Figure 3.17 from the textbook ]

# Total Gate Delay Through a Hierarchical Carry-Lookahead Adder

- The total delay is 8 gates:
  - 3 to generate all Gj and Pj signals
  - +2 to generate c8, c16, c24, and c32
  - +2 to generate internal carries in the blocks
  - +1 to generate the sum bits (one extra XOR)

# Hierarchical CLA Adder Carry Logic


SECOND LEVEL HIERARCHY


C8 – 5 gate delays

C16 – 5 gate delays

C24 – 5 Gate delays

C32 – 5 Gate delays





FIRST LEVEL HIERARCHY

# Hierarchical CLA Critical Path


SECOND LEVEL HIERARCHY

Block 3

C9 - 7 gate delays

C17 – 7 gate delays

C25 – 7 Gate delays



FIRST LEVEL HIERARCHY

#### **Questions?**

#### THE END