

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Multiplexers

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff

• HW 6 is due on Monday Oct 5

2-to-1 Multiplexer (Definition)

- Has two inputs: x₁ and x₂
- Also has another input line s
- If s=0, then the output is equal to x_1
- If s=1, then the output is equal to x_2

Graphical Symbol for a 2-to-1 Multiplexer



[Figure 2.33c from the textbook]

Truth Table for a 2-to-1 Multiplexer

| $s x_1 x_2$ | $f(s, x_1, x_2)$ |
|-------------|------------------|
| 000 | 0 |
| 001 | 0 |
| 010 | 1 |
| 011 | 1 |
| 100 | 0 |
| 101 | 1 |
| 110 | 0 |
| 111 | 1 |

| $s x_1 x_2$ | $f(s, x_1, x_2)$ |
|-------------|------------------|
| 000 | 0 |
| 001 | 0 |
| 010 | 1 |
| 011 | 1 |
| 100 | 0 |
| 101 | 1 |
| 110 | 0 |
| 111 | 1 |

| $s x_1 x_2$ | $f(s, x_1, x_2)$ |
|-------------|------------------|
| 000 | 0 |
| 001 | 0 |
| 010 | 1 |
| 011 | 1 |
| 100 | 0 |
| 101 | 1 |
| 110 | 0 |
| 111 | 1 |

| $s x_1 x_2$ | $f(s, x_1, x_2)$ |
|-------------|------------------|
| 000 | 0 |
| 001 | 0 |
| 010 | 1 |
| 011 | 1 |
| 100 | 0 |
| 101 | 1 |
| 110 | 0 |
| 111 | 1 |

Where should we put the negation signs?

 $s x_1 x_2$ $s x_1 x_2$

 $s x_1 x_2$

 $s x_1 x_2$

| $s x_1 x_2$ | $f(s, x_1, x_2)$ | |
|-------------|------------------|-----------------------------------|
| 000 | 0 | |
| 001 | 0 | |
| 010 | 1 | $\overline{s} x_1 \overline{x}_2$ |
| 011 | 1 | $\overline{s} x_1 x_2$ |
| 100 | 0 | |
| 101 | 1 | $s \overline{x_1} x_2$ |
| 110 | 0 | |
| 111 | 1 | $s x_1 x_2$ |

| $s x_1 x_2$ | $f(s, x_1, x_2)$ | |
|-------------|------------------|-----------------------------------|
| 000 | 0 | |
| 001 | 0 | |
| 010 | 1 | $\overline{s} x_1 \overline{x}_2$ |
| 011 | 1 | $\overline{s} x_1 x_2$ |
| 100 | 0 | |
| 101 | 1 | $s \overline{x_1} x_2$ |
| 110 | 0 | |
| 111 | 1 | $s x_1 x_2$ |

 $f(s, x_{1}, x_{2}) = \overline{s} x_{1} \overline{x}_{2} + \overline{s} x_{1} x_{2} + s \overline{x}_{1} x_{2} + s x_{1} x_{2}$

Let's simplify this expression

 $f(s, x_{1}, x_{2}) = \overline{s} x_{1} \overline{x}_{2} + \overline{s} x_{1} x_{2} + s \overline{x}_{1} x_{2} + s x_{1} x_{2}$

Let's simplify this expression

 $f(s, x_{1}, x_{2}) = \overline{s} x_{1} \overline{x_{2}} + \overline{s} x_{1} x_{2} + s \overline{x_{1}} x_{2} + s x_{1} x_{2}$

 $f(s, x_{1}, x_{2}) = \overline{s} x_{1} (\overline{x_{2}} + x_{2}) + s (\overline{x_{1}} + x_{1}) x_{2}$

Let's simplify this expression

 $f(s, x_{1}, x_{2}) = \overline{s} x_{1} \overline{x_{2}} + \overline{s} x_{1} x_{2} + s \overline{x_{1}} x_{2} + s x_{1} x_{2}$

$$f(s, x_{1}, x_{2}) = \overline{s} x_{1} (\overline{x_{2}} + x_{2}) + s (\overline{x_{1}} + x_{1}) x_{2}$$

$$f(s, x_{1}, x_{2}) = \overline{s} x_{1} + s x_{2}$$

Circuit for 2-1 Multiplexer





(c) Graphical symbol

$$f(s, x_{1}, x_{2}) = \overline{s} x_{1} + s x_{2}$$

[Figure 2.33b-c from the textbook]

Analysis of the 2-to-1 Multiplexer (when the input s=0)



Analysis of the 2-to-1 Multiplexer (when the input s=1)



Analysis of the 2-to-1 Multiplexer (when the input s=0)



Analysis of the 2-to-1 Multiplexer (when the input s=1)



More Compact Truth-Table Representation

| $s x_1 x_2$ | $f(s, x_1, x_2)$ |
|-------------|------------------|
| 000 | 0 |
| 001 | 0 |
| 010 | 1 |
| 011 | 1 |
| 100 | 0 |
| 101 | 1 |
| 110 | 0 |
| 111 | 1 |

| S | $f(s, x_1, x_2)$ |
|---|------------------|
| 0 | x_1 |
| 1 | x_2 |

(a)Truth table

[Figure 2.33 from the textbook]

4-to-1 Multiplexer (Definition)

- Has four inputs: w_0 , w_1 , w_2 , w_3
- Also has two select lines: s₁ and s₀
- If $s_1=0$ and $s_0=0$, then the output f is equal to w_0
- If $s_1=0$ and $s_0=1$, then the output f is equal to w_1
- If $s_1=1$ and $s_0=0$, then the output f is equal to w_2
- If $s_1=1$ and $s_0=1$, then the output f is equal to w_3

Graphical Symbol and Truth Table



| <i>s</i> ₁ | <i>s</i> ₀ | f |
|-----------------------|-----------------------|-----------------------|
| 0 | 0 | w ₀ |
| 0 | 1 | w_1 |
| 1 | 0 | w_2 |
| 1 | 1 | <i>w</i> ₃ |

(a) Graphic symbol

(b) Truth table

The long-form truth table

The long-form truth table

| $S_1 S_0$ | I ₃ I ₂ I ₁ I ₀ | F S1 S0 | I ₃ I ₂ I ₁ | I ₀ F | S_1S_0 | I3 I2 I1 | I ₀ F | S_1S_0 | I3 | I_2 | I_1 | I ₀ | F |
|------------|---|---------|--|------------------|----------|----------|------------------|----------|----|----------|----------|----------------|---|
| 0 0 | 0 0 0 0 | 0 0 1 | 0 0 0 | 0 0 | 1 0 | 0 0 0 | 0 0 | 1 1 | 0 | 0 | 0 | 0 | 0 |
| | 0 0 0 1 | 1 | 0 0 0 | 1 0 | | 0 0 0 | 1 0 | | 0 | 0 | 0 | 1 | 0 |
| | $0 \ 0 \ 1 \ 0$ | 0 | 0 0 1 | 0 1 | | 0 0 1 | 0 0 | | 0 | 0 | 1 | 0 | 0 |
| | 0 0 1 1 | 1 | 0 0 1 | 1 1 | | 0 0 1 | 1 0 | | 0 | 0 | 1 | 1 | 0 |
| | 0 1 0 0 | 0 | 0 1 0 | 0 0 | | 0 1 0 | 0 1 | | 0 | 1 | 0 | 0 | 0 |
| | 0 1 0 1 | 1 | 0 1 0 | 1 0 | | 0 1 0 | 1 1 | | 0 | 1 | 0 | 1 | 0 |
| | 0 1 1 0 | 0 | 0 1 1 | 0 1 | | 0 1 1 | 0 1 | | 0 | 1 | 1 | 0 | 0 |
| | 0 1 1 1 | 1 | 0 1 1 | 1 1 | | 0 1 1 | 1 1 | | 0 | 1 | 1 | 1 | 0 |
| | $1 \ 0 \ 0 \ 0$ | 0 | 1 0 0 | 0 0 | | 1 0 0 | 0 0 | | 1 | 0 | 0 | 0 | 1 |
| | 1 0 0 1 | 1 | 1 0 0 | 1 0 | | 1 0 0 | 1 0 | | 1 | 0 | 0 | 1 | 1 |
| | 1 0 1 0 | 0 | 101 | 0 1 | | 1 0 1 | 0 0 | | Т | 0 | 1 | 0 | 1 |
| | $1 \ 0 \ 1 \ 1$ | 1 | 1 0 1 | 1 1 | | 1 0 1 | 1 0 | | 1 | 0 | 1 | 1 | 1 |
| | 1 1 0 0 | 0 | 1 1 0 | 0 0 | | 1 1 0 | 0 1 | | 1 | 1 | 0 | 0 | 1 |
| | 1 1 0 1 | 1 | 1 1 0 | 1 0 | | 1 1 0 | 1 1 | | 1 | 1 | 0 | 1 | 1 |
| | $1 \ 1 \ 1 \ 0$ | 0 | 1 1 1 | 0 1 | | 1 1 1 | 0 1 | | 1 | 1 | 1 | 0 | 1 |
| | 1 1 1 1 | 1 | 1 1 1 | 1 1 | | 1 1 1 | 1 1 | | 1 | 1 | 1 | 1 | 1 |

4-to-1 Multiplexer (SOP circuit)



 $f = \overline{s_1} \,\overline{s_0} \,w_0 + \overline{s_1} \,s_0 \,w_1 + s_1 \,\overline{s_0} \,w_2 + s_1 \,s_0 \,w_3$

[Figure 4.2c from the textbook]
































That is different from the SOP form of the 4-to-1 multiplexer shown below



Analysis of the Hierarchical Implementation $(s_1=0 \text{ and } s_0=0)$



Analysis of the Hierarchical Implementation $(s_1=0 \text{ and } s_0=1)$



Analysis of the Hierarchical Implementation $(s_1=1 \text{ and } s_0=0)$



Analysis of the Hierarchical Implementation $(s_1=1 \text{ and } s_0=1)$



16-1 Multiplexer



Multiplexers Are Special

The Three Basic Logic Gates



NOT gate

AND gate

OR gate

Truth Table for NOT



Truth Table for AND



Truth Table for OR





| x_1 | x_2 | $x_1 \cdot x_2$ |
|---------------------------------------|---------------------------------------|---------------------------------------|
| $\begin{array}{c} 0 \\ 0 \end{array}$ | $\begin{array}{c} 0 \\ 1 \end{array}$ | 0 0 |
| 1 | $\begin{array}{c} 0 \\ 1 \end{array}$ | $\begin{vmatrix} 0\\ 1 \end{vmatrix}$ |





These two are the same.



These two are the same. And so are these two.









These two are the same.



These two are the same. And so are these two.



1

()





Introduce a dummy variable y.





Now set y to either 0 or 1 (both will work). Why?



Two alternative solutions.

Implications

Any Boolean function can be implemented using only 4-to-1 multiplexers!



| x_1 | x_2 | $x_1 \cdot x_2$ |
|-------|--|-----------------|
| 001 | $ \begin{array}{c} 0 \\ 1 \\ 0 \end{array} $ | |
| 1 | 1 | |












































Implications

Any Boolean function can be implemented using only 2-to-1 multiplexers!

Synthesis of Logic Circuits Using Multiplexers

2 x 2 Crossbar switch



[Figure 4.5a from the textbook]

2 x 2 Crossbar switch





Implementation of a 2 x 2 crossbar switch with multiplexers



[Figure 4.5b from the textbook]

Implementation of a 2 x 2 crossbar switch with multiplexers





Implementation of a 2 x 2 crossbar switch with multiplexers



Implementation of a logic function with a 4-to-1 multiplexer

| w ₁ | ^w 2 | f |
|----------------|----------------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
| | | |



[Figure 4.6a from the textbook]

Implementation of the same logic function with a 2-to-1 multiplexer



(b) Modified truth table



(c) Circuit

[Figure 4.6b-c from the textbook]

The XOR Logic Gate



(a) Two switches that control a light

(b) Truth table

[Figure 2.11 from the textbook]

The XOR Logic Gate



| x | у | L |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
| | | |

(a) Two switches that control a light

(b) Truth table



(c) Logic network





[Figure 2.11 from the textbook]

Implementation of the XOR Logic Gate with a 2-to-1 multiplexer and one NOT



Implementation of the XOR Logic Gate with a 2-to-1 multiplexer and one NOT



Implementation of the XOR Logic Gate with a 2-to-1 multiplexer and one NOT



These two circuits are equivalent (the wires of the bottom AND gate are flipped)



In other words, all four of these are equivalent!







| <i>w</i> ₁ | W_2 | w ₃ | f |
|-----------------------|-------|----------------|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |
| | | | |

| <i>w</i> ₁ | <i>w</i> ₂ | w ₃ | f |
|-----------------------|-----------------------|----------------|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |
| | | | |







Another Example (3-input XOR)

| <i>w</i> ₁ | <i>W</i> ₂ | W3 | f |
|-----------------------|-----------------------|----|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |
| | | | |

[Figure 4.8a from the textbook]





(a) Truth table



(b) Circuit

[Figure 4.8 from the textbook]



| <i>w</i> ₁ | <i>w</i> ₂ | w ₃ | f |
|-----------------------|-----------------------|----------------|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |
| | | | |

| | <i>w</i> ₁ | <i>w</i> ₂ | w ₃ | f | |
|---|-----------------------|-----------------------|----------------|---|--|
| | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 1 | 1 | |
| | 0 | 1 | 0 | 1 | |
| | 0 | 1 | 1 | 0 | |
| | 1 | 0 | 0 | 1 | |
| _ | 1 | 0 | 1 | 0 | |
| | 1 | 1 | 0 | 0 | |
| | 1 | 1 | 1 | 1 | |
| | | | | | |

| <i>w</i> ₁ | <i>w</i> ₂ | w ₃ | f |
|-----------------------|-----------------------|----------------|------------------------------------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 5 ^w 3 |
| 0 | 1 | 0 | $1 \left(\frac{1}{W_{2}} \right)$ |
| 0 | 1 | 1 | 0 5 "3 |
| 1 | 0 | 0 | $1 \sum_{W_2}$ |
| 1 | 0 | 1 | 0 5 "3 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 J "3 |
| | | | |

[Figure 4.9a from the textbook]



(a) Truth table

(b) Circuit

[Figure 4.9 from the textbook]

Multiplexor Synthesis Using Shannon's Expansion

| <i>w</i> ₁ | W_2 | w ₃ | f |
|-----------------------|-------|----------------|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |
| | | | |

[Figure 4.10a from the textbook]





[Figure 4.10a from the textbook]



[Figure 4.10a from the textbook]

$$f = \overline{w}_1 w_2 w_3 + w_1 \overline{w}_2 w_3 + w_1 w_2 \overline{w}_3 + w_1 w_2 w_3$$

$$f = \overline{w}_1(w_2w_3) + w_1(\overline{w}_2w_3 + w_2\overline{w}_3 + w_2w_3)$$

= $\overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$



Shannon's Expansion Theorem

Any Boolean function $f(w_1, \ldots, w_n)$ can be rewritten in the form:

 $f(w_1, w_2, \ldots, w_n) = \overline{w}_1 \cdot f(0, w_2, \ldots, w_n) + w_1 \cdot f(1, w_2, \ldots, w_n)$

Shannon's Expansion Theorem

Any Boolean function $f(w_1, \ldots, w_n)$ can be rewritten in the form:

$$f(w_1, w_2, \ldots, w_n) = \overline{w}_1 \cdot f(0, w_2, \ldots, w_n) + w_1 \cdot f(1, w_2, \ldots, w_n)$$

$$f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$$
Shannon's Expansion Theorem

Any Boolean function $f(w_1, \ldots, w_n)$ can be rewritten in the form:

$$f(w_1, w_2, \ldots, w_n) = \overline{w}_1 \cdot f(0, w_2, \ldots, w_n) + w_1 \cdot f(1, w_2, \ldots, w_n)$$



Shannon's Expansion Theorem (Example)

 $f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3$

Shannon's Expansion Theorem (Example)

 $f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3$

 $f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3 (\overline{w_1} + w_1)$

Shannon's Expansion Theorem (Example)

 $f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3$

 $f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3 (\overline{w_1} + w_1)$

 $f = \overline{w}_1(0 \cdot w_2 + 0 \cdot w_3 + w_2 w_3) + w_1(1 \cdot w_2 + 1 \cdot w_3 + w_2 w_3)$ $= \overline{w}_1(w_2 w_3) + w_1(w_2 + w_3)$

Shannon's Expansion Theorem (In terms of more than one variable)

$$f(w_1, \dots, w_n) = \overline{w}_1 \overline{w}_2 \cdot f(0, 0, w_3, \dots, w_n) + \overline{w}_1 w_2 \cdot f(0, 1, w_3, \dots, w_n) + w_1 \overline{w}_2 \cdot f(1, 0, w_3, \dots, w_n) + w_1 w_2 \cdot f(1, 1, w_3, \dots, w_n)$$

This form is suitable for implementation with a 4x1 multiplexer.

Another Example

Factor and implement the following function with a 2-to-1 multiplexer

$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$

Factor and implement the following function with a 2-to-1 multiplexer

$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$

$$f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$$
$$= \overline{w}_1 (\overline{w}_3) + w_1 (w_2 + w_3)$$

Factor and implement the following function with a 2-to-1 multiplexer



 $f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$ $= \overline{w}_1 (\overline{w}_3) + w_1 (w_2 + w_3)$

[Figure 4.11a from the textbook]

Factor and implement the following function with a 4-to-1 multiplexer

$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$

Factor and implement the following function with a 4-to-1 multiplexer

$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$

$$f = \overline{w}_1 \overline{w}_2 f_{\overline{w}_1 \overline{w}_2} + \overline{w}_1 w_2 f_{\overline{w}_1 w_2} + w_1 \overline{w}_2 f_{w_1 \overline{w}_2} + w_1 w_2 f_{w_1 w_2}$$
$$= \overline{w}_1 \overline{w}_2 (\overline{w}_3) + \overline{w}_1 w_2 (\overline{w}_3) + w_1 \overline{w}_2 (w_3) + w_1 w_2 (1)$$

Factor and implement the following function with a 4-to-1 multiplexer



$$f = \overline{w}_1 \overline{w}_2 f_{\overline{w}_1 \overline{w}_2} + \overline{w}_1 w_2 f_{\overline{w}_1 w_2} + w_1 \overline{w}_2 f_{w_1 \overline{w}_2} + w_1 w_2 f_{w_1 w_2}$$
$$= \overline{w}_1 \overline{w}_2 (\overline{w}_3) + \overline{w}_1 w_2 (\overline{w}_3) + w_1 \overline{w}_2 (w_3) + w_1 w_2 (1)$$

[Figure 4.11b from the textbook]

Yet Another Example

$f = w_1 w_2 + w_1 w_3 + w_2 w_3$

$$f = w_1 w_2 + w_1 w_3 + w_2 w_3$$

$f = \overline{w}_1(w_2w_3) + w_1(w_2 + w_3 + w_2w_3)$ $= \overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$

$$f = w_1 w_2 + w_1 w_3 + w_2 w_3$$

$$f = \overline{w}_1(w_2w_3) + w_1(w_2 + w_3 + w_2w_3)$$
$$= \overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$$
$$g = w_2w_3 \qquad h = w_2 + w_3$$



 $f = \overline{w}_1(w_2w_3) + w_1(w_2 + w_3 + w_2w_3)$ $= \overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$ $g = w_2 w_3$ $h = w_2 + w_3$

$$g = w_2 w_3 \qquad \qquad h = w_2 + w_3$$







 $g = \overline{w}_2(0) + w_2(w_3)$ $h = \overline{w}_2(w_3) + w_2(1)$

Finally, we are ready to draw the circuit





Finally, we are ready to draw the circuit



Finally, we are ready to draw the circuit



[Figure 4.12 from the textbook]

Questions?

THE END