## Solve a Practice Midterm2

Due Date: Nov. 1, 2021

Print the following midterm exam from a previous semester. Write your answers on the printout. Then scan all pages and upload a PDF on Canvas.

CprE 281: Digital Logic
Midterm 2: Monday November 3, 2014
Student Name:
Student ID Number:
$\begin{array}{llllll}\text { Lab Section: } & \text { Mon 9-12(N) } & \text { Mon 12-3(P) } & \text { Mon 5-8(R) } & \text { Tue 2-5(M) } & \text { Wed 8-11(J) } \\ \text { (circle one) } & \text { Thur 2-5(L) } & \text { Thur 5-8(K) } & \text { Fri 11-2(G) } & \text { Fri 5-8(T) } & \end{array}$

1. True/False Questions ( $10 \times 1 \mathrm{p}$ each $=10 \mathrm{p}$ )
(a) I forgot to write down my name and student ID number.

TRUE / FALSE
(b) The inputs of a code converter are one-hot encoded.

TRUE / FALSE
(c) A T flip-flop can be implemented with an XOR gate and a D latch.
(d) When $\mathrm{J}=\mathrm{K}=1$ a J-K Flip-Flop is equivalent to a T Flip-Flop.
(e) Any Boolean function can be implemented using only 2-to-4 decoders.
(f) Any Boolean function can be implemented using only OR and NOT gates.
(g) In 2 's complement notation $0110>1011$

TRUE / FALSE
(h) In 1's complement notation $0000<1111$

TRUE / FALSE
(i) The total delay through a half-adder is 2 gate delays.

TRUE / FALSE
(j) In a carry-lookahead adder all carry signals are generated after 3 gate delays. TRUE / FALSE
2. Function Implementation with Decoder and Encoder (10p)

Draw a circuit that accepts a 3-bit input number A (A2, A1, A0) and outputs a 2-bit number $B(B 1, B 0)$ that is equal to the number of 1 's that appear in the input $A$. For example, $A=101$ contains two 1's, so $B=10$. Also, $A=111$ contains three 1 's, so $B=11$. You are allowed to use only one 3-8 decoder, two OR gates, and one 4-2 encoder. Label all inputs, pins and outputs.
3.Binary Addition and Subtraction ( $5 \times 3 p$ each $=15$ p)

Convert the following integers into binary numbers and perform the addition or subtraction using 2's complement if necessary. Write your answers and all intermediary steps to the right of each problem. Use 5-bit numbers for all problems and indicate if any bits need to be ignored.

$$
\begin{equation*}
(+5) \tag{+2}
\end{equation*}
$$

```
    (+8)
+
    (-1)
```

    (-7)
    $$
(-2)
$$

$$
+\begin{array}{r}
(-15) \\
(+14)
\end{array}
$$

$$
+\begin{array}{r}
(-3) \\
(-12)
\end{array}
$$

4. Number Conversions ( $4 \times 5 p$ each $=20 p$ )
(a) Convert 3 FAOOOOO 16 (a 32-bit float stored in IEEE 754 format) to decimal:
(b) Convert the following 32-bit float number (in IEEE 754 format) to decimal

## 1100001100110000000000000000000

(c) Write down the 32-bit floating point representation for the real number 42
(d) Write down the 32-bit floating point representation for the real number -9
5. Chip Implementation $(7 p+3 p=10 p)$
a) Draw a circuit that uses the 4-bit adder shown below and any other basic logic gates that you think you might need to compute the equation $P=3 * Q+1$. Assume that you have a 3-bit input $\mathrm{Q}(\mathrm{Q} 2, \mathrm{Q} 1, \mathrm{Q} 0)$ and a 5-bit output $\mathrm{P}(\mathrm{P} 4, \mathrm{P} 3, \mathrm{P} 2, \mathrm{P} 1, \mathrm{P} 0)$. Clearly label all inputs and outputs.

b) Explain your solution.
6. Timing Diagrams ( $3 \times 5 p=15 p$ )

Assume that $\mathbf{Q}$ is initially zero for all sub-problems.
a) Complete this timing diagram for a gated $D$ latch. (5pt)

b) Complete this timing diagram a negative edge-triggered T flip-flop. (5pt)

c) Complete the timing diagram for a positive edge-triggered J-K flip-flop. (5pt)

7. Multiplexers ( $5 \mathrm{p}+\mathbf{1 0 p}=\mathbf{1 5 p}$ )
a) Draw the truth table for the function $\mathbf{f}=\overline{\mathbf{x}} \mathbf{y}+\overline{\mathbf{x}} \mathbf{z}+\mathbf{x} \overline{\mathbf{y}} \overline{\mathbf{z}}$
(5p)
b) Implement this function using only 2-to-1 multiplexers and no other logic gates. The inputs to your circuits can be only the signals $X, Y$, and $Z$ in their non-inverted form.
8. Full-Adder with 3-to-8 Decoder (10p)
a) Draw the truth table for a full-adder.
b) Implement a full-adder circuit using one 3-to-8 decoder and a minimal number of basic logic gates. Clearly label all inputs, pins, and outputs of your circuit.

## 9. Demultiplexer (10p)

Implement a 1-to-16 demultiplexer using only 2-to-4 decoders with enable inputs and no other logic gates. Clearly label all inputs, pins, and outputs of your circuit.
10. Prime Numbers ( $3 \times 5 \mathrm{p}=15 \mathrm{p}$ ) [Note that part c ) is on the next page] Design a circuit that tests if a 4-bit binary number is a prime number in the decimal system. Assume that the input is represented by the signals $a, b$, $c$, and $d$ (where $a$ is the most significant bit and $d$ is the least significant bit) and the output is called $f$. Hint: 0 and 1 are not prime.
a) Draw the truth table for the function $f(a, b, c, d)$.
b) Implement the function $f$ using one 8-to-1 multiplexer and a minimal number of extra AND, OR, and NOT gates. Clearly label all inputs, pins, and outputs.
c) Draw the truth table for the function $f$ again on this page. Now, implement $f$ using one 4-to-1 multiplexer and a minimal number of extra AND, OR, and NOT gates. Clearly label all inputs, pins, and outputs.

| Question | Max | Score |
| :--- | ---: | :--- |
| 1. True/False | 10 |  |
| 2. Decoder and Encoder | 10 |  |
| 3. Addition/Subtraction | 15 |  |
| 4. Number Conversions | 20 |  |
| 5. Chip Implementation | 10 |  |
| 6. Timing Diagrams | 15 |  |
| 7. Multiplexers | 15 |  |
| 8. Full-Adder with Decoder | 10 |  |
| 9. Demultiplexer | 10 |  |
| 10. Prime Numbers | 15 |  |
| TOTAL: | 130 |  |

