

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Fast Adders

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff


- No HW is due next Monday
- HW 6 will be due on Monday Oct. 11.

Administrative Stuff


- Labs next week
- Mini-Project
- This is worth 3% of your grade (x2 labs)
- https://www.ece.iastate.edu/~alexs/classes/ 2021_Fall_281/labs/Project-Mini/

Quick Review

The problems in which row are easier to calculate?



The problems in which row are easier to calculate?



82 - 64 = 82 + 100 - 100 - 64

82 - 64 = 82 + 100 - 100 - 64

= 82 + (100 - 64) - 100

82 - 64 = 82 + 100 - 100 - 64

= 82 + (100 - 64) - 100= 82 + (99 + 1 - 64) - 100

82 - 64 = 82 + 100 - 100 - 64

= 82 + (100 - 64) - 100= 82 + (99 + 1 - 64) - 100

= 82 + (99 - 64) + 1 - 100

82 - 64 = 82 + 100 - 100 - 64

= 82 + (100 - 64) - 100


= 82 + (99 + 1 - 64) - 100

Does not require borrows

$$= 82 + (99 - 64) + 1 - 100$$

9's Complement (subtract each digit from 9)

10's Complement (subtract each digit from 9 and add 1 to the result)



82 - 64 = 82 + (99 - 64) + 1 - 100

9's complement

82 - 64 = 82 + (99 - 64) + 1 - 100

9's complement

$$82 - 64 = 82 + (99 - 64) + 1 - 100$$
$$= 82 + 35 + 1 - 100$$

9's complement

$$82 - 64 = 82 + (99 - 64) + 1 - 100$$
$$= 82 + (35 + 1) - 100$$

9's complement

$$82 - 64 = 82 + (99 - 64) + 1 - 100$$
$$= 82 + (35 + 1) - 100$$

= 82 + 36 - 100

9's complement

$$82 - 64 = 82 + 99 - 64 + 1 - 100$$

= $82 + 35 + 1 - 100$
= $82 + 36 - 100$ // Add the first two.
= $118 - 100$

9's complement

$$82 - 64 = 82 + 99 - 64} + 1 - 100$$

= $82 + 35 + 1 - 100$
= $82 + 36 - 100$ // Add the first two.
= 18
= 18

1's Complement

1's complement (subtract each digit from 1)

Let K be the negative equivalent of an n-bit positive number P.

Then, in 1's complement representation K is obtained by subtracting P from $2^n - 1$, namely

$$\mathbf{K} = (2^n - 1) - \mathbf{P}$$

This means that K can be obtained by inverting all bits of P.

1's complement (subtract each digit from 1)

Let K be the negative equivalent of an 8-bit positive number P.

Then, in 1's complement representation K is obtained by subtracting P from $2^8 - 1$, namely


$$K = (2^8 - 1) - P = 255 - P$$

This means that K can be obtained by inverting all bits of P.


Provided that P is between 0 and 127, because the most significant bit must be zero to indicate that it is positive.

1's complement (subtract each digit from 1)

Circuit for negating a number stored in 1's complement representation



Circuit for negating a number stored in 1's complement representation



2's Complement

2's complement

Let K be the negative equivalent of an n-bit positive number P.

Then, in 2's complement representation K is obtained by subtracting P from 2^n , namely

$$\mathbf{K} = 2^n - \mathbf{P}$$

Deriving 2's complement

For a positive n-bit number P, let K_1 and K_2 denote its 1's and 2's complements, respectively.

$$K_1 = (2^n - 1) - P$$

 $K_2 = 2^n - P$

Since $K_2 = K_1 + 1$, it is evident that in a logic circuit the 2's complement can computed by inverting all bits of P and then adding 1 to the resulting 1's-complement number.

Deriving 2's complement

For a positive 8-bit number P, let K_1 and K_2 denote its 1's and 2's complements, respectively.

$$K_1 = (2^n - 1) - P = 255 - P$$

 $K_2 = 2^n - P = 256 - P$

Since $K_2 = K_1 + 1$, it is evident that in a logic circuit the 2's complement can computed by inverting all bits of P and then adding 1 to the resulting 1's-complement number.

Find the 2's complement of ... 0 1 0 1 0 0 1 0

0100 0111


Find the 2's complement of ... 0 1 0 1 0 0 1 0 1 0 1 0 1 1 0 1

 Invert all bits.


Find the 2's complement of ... 0101 0010 1010 1101 + +101 0100 0111 1011 1000 +╋ () () 1001

Then add 1.

Circuit for negating a number stored in 2's complement representation



Circuit for negating a number stored in 2's complement representation



Addition of two numbers stored in 2's complement representation

- (+5) + (+2)
- (-5) + (+2)
- (+5) + (-2)
- (-5) + (-2)

- (+5) + (+2) positive plus positive
- (-5) + (+2) negative plus positive
- (+5) + (-2) positive plus negative
- (-5) + (-2) negative plus negative

Positive plus positive

			$b_3b_2b_1b_0$	2's complement
			0111	+7
			0110	+6
(. 5)	0 1 0 1		0101	+5
(+ 5)	0101		0100	+4
+ (+ 2)	+ 0010		0011	+3
(+7)	0111	1	0010	+2
(17)			0001	+1
			0000	+0
			1000	-8
			1001	-7
			1010	-6
			1011	$^{-5}$
			1100	-4
			1101	$^{-3}$
			1110	-2
			1111	-1

Negative plus positive

		$b_{3}b_{2}b_{1}b_{0}$	2's complement
		0111	+7
		0110	+6
		0101	+5
(-5)	1011	0100	+4
+ (+ 2)	+ 0010	0011	+3
(-3)	1101	0010	+2
()		0001	+1
		0000	+0
		1000	-8
		1001	-7
		1010	-6
		1011	-5
		1100	-4
		1101	-3
		1110	-2
		1111	-1

Positive plus negative

$b_3b_2b_1b_0$ 2's complement	nent
0111 +7	
0110 +6	
0101 +5	
(+5) 0101 0100 +4	
+ (-2) + 1110 0011 +3	
(+2) 10011 +2	
(+3) 1 0 0 1 1 0001 +1	
0000 +0	
1000 - 8	
ignore 1001 -7	
1010 -6	
1011 -5	
1100 -4	
1101 -3	
1110 -2	
1111 -1	

Negative plus negative

$\begin{array}{c} (-5) & 1011 \\ + (-2) & + 1110 \\ \hline (-7) & 11001 \\ \hline \\ ignore \end{array}$	$b_2b_1b_0$ 0111 0110 0101 0100 0011 0000 0001 0000 1000 1000 1001 1010 1011 1100 1101	2's complement +7 +6 +5 +4 +3 +2 +1 +0 -8 -7 -6 -5 -5 -4 -3
--	--	--

Subtraction of two numbers stored in 2's complement representation

- (+5) (+2)
- (-5) (+2)
- (+5) (-2)
- (-5) (-2)

- (+5) (+2) positive minus positive
- (-5) (+2) negative minus positive
- (+5) (-2) positive minus negative
- (-5) (-2) negative minus negative

- (+5) (+2)
- (-5) (+2)
- (+5) (-2)
- (-5) (-2)

- (+5) (+2) = (+5) + (-2)
- (-5) (+2) = (-5) + (-2)
- (+5) (-2) = (+5) + (+2)
- (-5) (-2) = (-5) + (+2)

- (+5) (+2) = (+5) + (-2)
- (-5) (+2) = (-5) + (-2)
- (+5) (-2) = (+5) + (+2)
- (-5) (-2) = (-5) + (+2)

We can change subtraction into addition ...

- (+5) (+2) = (+5) + (-2)
- (-5) (+2) = (-5) + (-2)
- (+5) (-2) = (+5) + (+2)
- (-5) (-2) = (-5) + (+2)

... if we negate the second number.

- (+5) (+2) = (+5) + (-2)
- (-5) (+2) = (-5) + (-2)
- (+5) (-2) = (+5) + (+2)
- (-5) (-2) = (-5) + (+2)

There are the four addition cases (arranged in a shuffled order)

Positive minus positive

	$b_3b_2b_1b_0$	2's complement
	0111	+7
	0110	+6
1	0101	+5
	0100	+4
	0011	+3
	0010	+2
	0001	+1
	0000	+0
	1000	-8
	1001	-7
	1010	-6
	1011	-5
	1100	-4
	1101	-3
	1110	-2
	1111	-1

Т

(+5)

-(+2)

(+3)

Convert to: Positive plus negative


				$b_3b_2b_1b_0$	2's complement
				0111	+7
				0110	+6
(+5)	0101	0101	(+5)	0101	+5
(+3) - (+2)	-00101	 + 1110	+(-2)	0100	+4
	0010			0011	+3
(+3)		10011	(+3)	0010	+2
		•		0001	+1
				0000	+0
		ignore		1000	$^{-8}$
				1001	-7
				1010	-6
				1011	-5
				1100	-4
				1101	-3
				1110	-2
				1111	-1

Convert to: Positive plus negative

(+5) - (+2) (+3)	0101 - 0010	\Rightarrow	0101 + 1110 10011 ignore	(+5) + (-2) (+3)	$\begin{array}{c} b_3b_2b_1b_0\\ 0111\\ 0110\\ 0101\\ 0100\\ 0011\\ 0001\\ 0001\\ 0000\\ 1000\\ 1001\\ \end{array}$	2's complement +7 +6 +5 +4 +3 +2 +1 +0 -8 -7
(+ 3)				(+ 3)		
			•			
			ignore			
					1001	-7
					1010	-6
					1011	-5
					1100	-4
					1101	-3
					1110	-2
					1111	-1

[Figure 3.10 from the textbook]

Graphical interpretation of four-bit 2's complement numbers



(a) The number circle


(b) Subtracting 2 by adding its 2's complement

[Figure 3.11 from the textbook]

Negative minus positive

$b_3 b_2 b_1 b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

т




Convert to: Negative plus negative

[Figure 3.10 from the textbook]

Positive minus negative


$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	$^{-1}$



Convert to: Positive plus positive

Negative minus negatie

$b_3 b_2 b_1 b_0$	2's complement
0111 0110 0101 0100 0011 0010	+7 +6 +5 +4 +3 +2
0001 0000 1000 1001 1010 1011	+1 +0 -8 -7 -6 -5
1011 1100 1101 1110 1111	-4 -3 -2 -1




Convert to: Negative plus positive

Take Home Message

 Subtraction can be performed by simply negating the second number and adding it to the first, regardless of the signs of the two numbers.


 Thus, the same adder circuit can be used to perform both addition and subtraction !!!

Adder/subtractor unit




[Figure 3.12 from the textbook]


XOR Tricks



XOR as a repeater




XOR as a repeater







XOR as an inverter




XOR as an inverter






Addition: when control = 0




[Figure 3.12 from the textbook]


Addition: when control = 0




[Figure 3.12 from the textbook]

Addition: when control = 0







[Figure 3.12 from the textbook]



[Figure 3.12 from the textbook]



[Figure 3.12 from the textbook]




[Figure 3.12 from the textbook]

Overflow Detection

(+ 7) + (+ 2)	$+ \begin{array}{c} 0 & 1 & 1 & 1 \\ 0 & 0 & 1 & 0 \end{array}$	(-7) + (+ 2)	$+ \frac{1001}{0010}$
(+9)	1001	(-5)	1011

(+7) + (-2)	$+ \begin{array}{c} 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 0 \end{array}$	(-7) + (-2)	$+ \begin{array}{c} 1 & 0 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$
(+ 5)	10101	(-9)	10111



In 2's complement, both +9 and -9 are not representable with 4 bits.

(+ 7) + (+ 2)	$+ \begin{array}{c} 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 0 & 0 & 1 & 0 \end{array}$	(-7) + (+ 2)	$ \begin{array}{r} 0 \ 0 \ 0 \ 0 \ 0 \\ + \ \begin{array}{r} 1 \ 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \ 0 \\ \end{array} $
(+9)	1001	(-5)	1011

	$1\ 1\ 1\ 0\ 0$		$1\ 0\ 0\ 0\ 0$
(+7)	<u> </u>	(-7)	1001
+ (-2)	1110	+ (-2)	1110
(+ 5)	10101	(-9)	10111

Include the carry bits: $c_4 c_3 c_2 c_1 c_0$


(+7) + (+2) (+9)	$ \begin{array}{r} 0 1 1 0 0 \\ 0 1 1 1 \\ 0 0 1 0 \\ \hline 1 0 0 1 \end{array} $	(-7) + (+ 2) (-5)	$ \begin{array}{r} 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 \\ + & 0 & 0 & 1 & 0 \\ \hline 1 & 0 & 1 & 1 \end{array} $
(+7) + (-2) (+5)	$ \begin{array}{r} 1 1 1 0 0 \\ + 0 1 1 1 \\ 1 1 1 0 \\ \hline 1 0 1 0 1 \end{array} $	(-7) + (-2) - (-9)	$ \begin{array}{r} 1 & 0 & 0 & 0 \\ + & 1 & 0 & 0 & 1 \\ + & 1 & 1 & 1 & 0 \\ \hline 1 & 0 & 1 & 1 & 1 \end{array} $

Include the carry bits: $c_4 c_3 c_2 c_1 c_0$

$c_4 = 0$ $c_3 = 1$	(+7) + (+2) (+9)	$+ \frac{\begin{array}{c} 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 0 & 0 & 1 & 0 \\ \hline 1 & 0 & 0 & 1 \end{array}$	(-7) + (+ 2) (-5)	$ \begin{array}{r} 0 & 0 & 0 & 0 & 0 \\ & 1 & 0 & 0 & 1 \\ + & 0 & 0 & 1 & 0 \\ \hline 1 & 0 & 1 & 1 \end{array} $	$c_4 = 0$ $c_3 = 0$
$c_4 = 1$ $c_3 = 1$				10000	$c_4 = 1$ $c_3 = 0$

$c_3 = 1$	(+7) + (-2)	$+ \begin{array}{c} 0 & 1 & 1 \\ 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 0 \end{array}$	(-7) + (-2)	$+ \frac{10000}{1100}$	$c_{3}^{-} = 0$
	(+ 5)	10101	(-9)	10111	

Include the carry bits:
$$c_4 c_3 c_2 c_1 c_0$$



Overflow occurs only in these two cases.

 $c_4 = 0$ $c_3 = 0$

 $c_4 = 1$ $c_3 = 0$

$ \begin{pmatrix} c_4 = 0 \\ c_3 = 1 \end{pmatrix} $	(+7) + (+2) (+9)	$+ \frac{\begin{array}{c} 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 0 & 0 & 1 & 0 \\ \hline 1 & 0 & 0 & 1 \end{array}$	$\frac{(-7)}{+(+2)}$ (-5)	$ \begin{array}{r} 0 & 0 & 0 & 0 & 0 \\ & 1 & 0 & 0 & 1 \\ + & 0 & 0 & 1 & 0 \\ \hline 1 & 0 & 1 & 1 \end{array} $
$c_4 = 1$ $c_3 = 1$	(+7)		(-7)	10000 + 1001

$c_3 = 1$	(+7) + (-2)	$+ \begin{array}{c} 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0$	(-7) + (-2)	$+ \frac{10001}{1110}$
	(+ 5)	10101	(-9)	10111

Overflow = $c_3 \overline{c}_4 + \overline{c}_3 c_4$

$c_4 = 0$ $c_3 = 1$	(+7) + (+2)	$ \begin{array}{r} 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$	
	(+9)	1001	

$$(-7) + (+2) + (-5) = (-5) = (-7) + (-5) = (-7) + (-5) = (-7) +$$

 $c_4 = 0$ $c_3 = 0$

 $c_4 = 1$ $c_3 = 0$

 $\begin{array}{cccc} c_4 = 1 \\ c_3 = 1 \\ & \begin{array}{c} (+7) \\ + (-2) \\ (+5) \end{array} & \begin{array}{c} 1 & 1 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 0 \\ \hline 1 & 0 & 1 & 0 \end{array} & \begin{array}{c} (-7) \\ + & (-7) \\ + & (-2) \\ (-9) \end{array} & \begin{array}{c} 1 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 \\ \hline 1 & 0 & 1 & 0 \end{array} \\ \end{array}$

$$Overflow = c_3 \overline{c}_4 + \overline{c}_3 c_4$$
XOR


Calculating overflow for 4-bit numbers with only three significant bits

Overflow = $c_3\overline{c}_4 + \overline{c}_3c_4$ = $c_3 \oplus c_4$


Calculating overflow for n-bit numbers with only n-1 significant bits

Overflow = $c_{n-1} \oplus c_n$

Detecting Overflow




Detecting Overflow (with one extra XOR)




A ripple-carry adder


How long does it take to compute all sum bits and all carry bits?




Delays through the modular implementation of the full-adder circuit




Delays through the modular implementation of the full-adder circuit



Delays through the modular implementation of the full-adder circuit




How long does it take to compute all sum bits and all carry bits in this case?




It takes 3n gate delays?


Delays through the Full-Adder circuit




Delays through the Full-Adder circuit



Delays through the Full-Adder circuit



How long does it take to compute all sum bits and all carry bits?



It takes 2n gate delays?

Can we perform addition even faster?


The goal is to evaluate very fast if the carry from the previous stage will be equal to 0 or 1.

Can we perform addition even faster?


The goal is to evaluate very fast if the carry from the previous stage will be equal to 0 or 1.

To accomplish this goal we will have to redesign the full-adder circuit yet again.

The Full-Adder Circuit



The Full-Adder Circuit



Decomposing the Carry Expression

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

Decomposing the Carry Expression


$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$

Decomposing the Carry Expression

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$



Another Way to Draw the Full-Adder Circuit


$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

 $c_{i+1} = x_i y_i + (x_i + y_i)c_i$




Another Way to Draw the Full-Adder Circuit

$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$




Another Way to Draw the Full-Adder Circuit




Another Way to Draw the Full-Adder Circuit


g - generate

p - propagate






Yet Another Way to Draw It (Just Rotate It)




Now we can Build a Ripple-Carry Adder



[Figure 3.14 from the textbook]


Now we can Build a Ripple-Carry Adder




 $c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$

[Figure 3.14 from the textbook]

2-bit ripple-carry adder: 5 gate delays (1+2+2)



n-bit ripple-carry adder: 2n+1 gate delays



n-bit Ripple-Carry Adder

- It takes 1 gate delay to generate all g_i and p_i signals
- +2 more gate delays to generate carry 1
- +2 more gate delay to generate carry 2

• +2 more gate delay to generate carry n

. . .

 Thus, the total delay through an n-bit ripple-carry adder is 2n+1 gate delays!

n-bit Ripple-Carry Adder

- It takes 1 gate delay to generate all g_i and p_i signals
- +2 more gate delays to generate carry 1
- +2 more gate delay to generate carry 2

+2 more gate delay to generate carry n

. . .

 Thus, the total delay through an n-bit ripple-carry adder is 2n+1 gate delays!

This is slower by 1 than the original design?!

A carry-lookahead adder

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$


$$g_i \qquad p_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$


$$g_i \qquad p_i$$
(1 gate delay) (1 gate delay)

It takes 1 gate delay to compute all p_i signals



[Figure 3.14 from the textbook]

It takes 1 gate delay to compute all g_i signals



[Figure 3.14 from the textbook]

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$

$$g_i \qquad p_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$

$$g_i \qquad p_i$$

$$c_{i+1} = g_i + p_i c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$

 $c_{i+1} = g_i + p_i c_i$

recursive expansion of

$$c_{i+1} = g_i + p_i(g_{i-1} + p_{i-1}c_{i-1})^{c_i}$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$

$$c_{i+1} = g_i + p_i c_i$$


 $c_{i+1} = g_i + p_i(g_{i-1} + p_{i-1}c_{i-1})$

 $c_{i+1} = g_i + p_i g_{i-1} + p_i p_{i-1} c_{i-1}$

Now we can Build a Carry-Lookahead Adder




The first two stages of a carry-lookahead adder



[[]Figure 3.15 from the textbook]

$c_1 = g_0 + p_0 c_0$


Carry for the first stage



Carry for the second stage

$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$

Carry for the second stage



$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + \underline{p}_1 g_0 + \underline{p}_1 p_0 c_0$$

$$c_1 = g_0 + p_0 c_0$$


$$c_{2} = g_{1} + p_{1}g_{0} + p_{1}p_{0}c_{0}$$
$$= g_{1} + p_{1}(g_{0} + p_{0}c_{0})$$

$$c_1 = g_0 + p_0 c_0$$


$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$= g_{1} + p_{1}(g_{0} + p_{0}c_{0})$$
$$= g_{1} + p_{1}c_{1}$$


The first two stages of a carry-lookahead adder




It takes 3 gate delays to generate c₁




It takes 3 gate delays to generate c₂




The first two stages of a carry-lookahead adder



It takes 4 gate delays to generate s₁



It takes 4 gate delays to generate s₂



N-bit Carry-Lookahead Adder

- It takes 1 gate delay to generate all g_i and p_i signals
- It takes 2 more gate delays to generate all carry signals
- It takes 1 more gate delay to generate all sum bits

 Thus, the total delay through an n-bit carry-lookahead adder is only 4 gate delays!

Expanding the Carry Expression

- $c_{i+1} = g_i + p_i c_i$ $c_1 = g_0 + p_0 c_0$ $c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$ $c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$ $c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$
 - $+ p_7 p_6 p_5 p_4 g_3 + p_7 p_6 p_5 p_4 p_3 g_2$ $+ p_7 p_6 p_5 p_4 p_3 p_2 g_1 + p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0$ $+ p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$

Expanding the Carry Expression

$$c_{i+1} = g_i + p_i c_i$$

$$c_1 = g_0 + p_0 c_0$$


$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$


$$c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$


...


$$c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$$


Even this takes $+ p_7 p_6 p_5 p_4 g_3 + p_7 p_6 p_5 p_4 p_3 g_2$
only 3 gate delays
 $+ p_7 p_6 p_5 p_4 p_3 p_2 g_1 + p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0$
 $+ p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$














[Figure 3.17 from the textbook]








- $c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$
 - $+ p_7 p_6 p_5 p_4 g_3 + p_7 p_6 p_5 p_4 p_3 g_2$
 - $+ p_7 p_6 p_5 p_4 p_3 p_2 g_1 + p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0$
 - $+ p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$

$$c_{8} = g_{7} + p_{7}g_{6} + p_{7}p_{6}g_{5} + p_{7}p_{6}p_{5}g_{4}$$

+ $p_{7}p_{6}p_{5}p_{4}g_{3} + p_{7}p_{6}p_{5}p_{4}p_{3}g_{2}$
+ $p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}g_{1} + p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}g_{0}$
+ $p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}p_{0}c_{0}$



$$c_{8} = g_{7} + p_{7}g_{6} + p_{7}p_{6}g_{5} + p_{7}p_{6}p_{5}g_{4}$$

$$+ p_{7}p_{6}p_{5}p_{4}g_{3} + p_{7}p_{6}p_{5}p_{4}p_{3}g_{2}$$


$$+ p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}g_{1} + p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}g_{0}$$

$$+ p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}p_{0}c_{0}$$

$$P_{0}$$


$$c_8 = G_0 + P_0 c_0$$

3-gate delays



$$c_8 = G_0 + P_0 c_0$$


3-gate delays



$$c_8 = (G_0) + (P_0)c_0$$

3-gate 2-gate delays

3-gate delays



3-gate delays

$$c_{8} = g_{7} + p_{7}g_{6} + p_{7}p_{6}g_{5} + p_{7}p_{6}p_{5}g_{4}$$

+ $p_{7}p_{6}p_{5}p_{4}g_{3} + p_{7}p_{6}p_{5}p_{4}p_{3}g_{2}$
+ $p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}g_{1} + p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}g_{0}$
+ $p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}p_{0}c_{0}$
2-gate delays
$$c_{8} = G_{0} + P_{0}c_{0}$$

4-gate delays

 $c_8 = g_7 + p_7g_6 + p_7p_6g_5 + p_7p_6p_5g_4$ $+ p_7p_6p_5p_4g_3 + p_7p_6p_5p_4p_3g_2$ $+ p_7p_6p_5p_4p_3p_2g_1 + p_7p_6p_5p_4p_3p_2p_1g_0$ $+ p_7p_6p_5p_4p_3p_2p_1p_0c_0$

 $c_{16} = g_{15} + p_{15}g_{14} + p_{15}p_{14}g_{13} + p_{15}p_{14}p_{13}g_{12}$ $+ p_{15}p_{14}p_{13}p_{12}g_{11} + p_{15}p_{14}p_{13}p_{12}p_{11}g_{10}$ $+ p_{15}p_{14}p_{13}p_{12}p_{11}p_{10}g_{9} + p_{15}p_{14}p_{13}p_{12}p_{11}p_{10}p_{9}g_{8}$ $+ p_{15}p_{14}p_{13}p_{12}p_{11}p_{10}p_{9}p_{8}c_{8}$

 $c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$

+ $p_7 p_6 p_5 p_4 g_3$ + $p_7 p_6 p_5 p_4 p_3 g_2$


- + $p_7 p_6 p_5 p_4 p_3 p_2 g_1$ + $p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0$
- + $p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$

The same expression, just add 8 to all subscripts

- $c_{16} = g_{15} + p_{15}g_{14} + p_{15}p_{14}g_{13} + p_{15}p_{14}p_{13}g_{12}$
 - + $p_{15}p_{14}p_{13}p_{12}g_{11}$ + $p_{15}p_{14}p_{13}p_{12}p_{11}g_{10}$
 - + $p_{15}p_{14}p_{13}p_{12}p_{11}p_{10}g_9$ + $p_{15}p_{14}p_{13}p_{12}p_{11}p_{10}p_9g_8$

 $+ p_{15}p_{14}p_{13}p_{12}p_{11}p_{10}p_9p_8c_8$

3-gate delays



- $c_{16} = g_{15} + p_{15}g_{14} + p_{15}p_{14}g_{13} + p_{15}p_{14}p_{13}g_{12}$
 - + $p_{15}p_{14}p_{13}p_{12}g_{11}$ + $p_{15}p_{14}p_{13}p_{12}p_{11}g_{10}$
 - + $p_{15}p_{14}p_{13}p_{12}p_{11}p_{10}g_9$ + $p_{15}p_{14}p_{13}p_{12}p_{11}p_{10}p_9g_8$
 - + $p_{15}p_{14}p_{13}p_{12}p_{11}p_{10}p_9p_8c_8$


 $c_8 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$

 $+ p_7 p_6 p_5 p_4 g_3 + p_7 p_6 p_5 p_4 p_3 g_2$

+ $p_7 p_6 p_5 p_4 p_3 p_2 g_1$ + $p_7 p_6 p_5 p_4 p_3 p_2 p_1 g_0$

+ $p_7 p_6 p_5 p_4 p_3 p_2 p_1 p_0 c_0$

3-gate delays



 $c_8 = G_0 + P_0 c_0$

$$c_8 = \underbrace{G_0}_{3\text{-gate delays}} + P_0 c_0$$

 $c_8 = \underbrace{G_0 + P_0 c_0}_{\text{4-gate delays}}$

$$c_8 = G_0 + P_0 c_0$$

$$c_{16} = G_1 + P_1 c_8 = G_1 + P_1 G_0 + P_1 P_0 c_0$$

$$c_8 = \underbrace{G_0}_{3\text{-gate delays}} + P_0 c_0$$

$$c_{16} = G_1 + P_1 c_8$$

= $G_1 + P_1 G_0 + P_1 P_0 c_0$
3-gate delays

$$c_8 = G_0 + P_0 c_0$$

$$c_{16} = G_1 + P_1 c_8$$

= $G_1 + P_1 G_0 + P_1 P_0 c_0$
3-gate delays

$$c_8 = G_0 + P_0 c_0$$

$$c_{16} = G_1 + P_1 c_8$$

= $G_1 + P_1 G_0 + P_1 P_0 c_0$
4-gate delays

$$c_8 = G_0 + P_0 c_0$$

$$c_{16} = G_1 + P_1 c_8$$

= $G_1 + P_1 G_0 + P_1 P_0 c_0$
5-gate delays

$$c_8 = G_0 + P_0 c_0$$

$$c_{16} = G_1 + P_1 c_8 = G_1 + P_1 G_0 + P_1 P_0 c_0$$

$$c_{24} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 c_0$$

 $c_{32} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 c_0$


 $c_8 = G_0 + P_0 c_0 \qquad \qquad 4\text{-gate delays}$

 $c_{16} = G_1 + P_1 c_8$ 5-gate delays = $G_1 + P_1 G_0 + P_1 P_0 c_0$


 $c_{24} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 c_0$ 5-gate delays

5-gate delays

 $c_{32} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 c_0$




[Figure 3.17 from the textbook]




[Figure 3.17 from the textbook]

Total Gate Delay Through a Hierarchical Carry-Lookahead Adder

- The total delay is 8 gates:
 - 3 to generate all Gi and Pi signals
 - +2 to generate c8, c16, c24, and c32
 - +2 to generate internal carries in the blocks
 - +1 to generate the sum bits (one extra XOR)



FIRST LEVEL HIERARCHY




FIRST LEVEL HIERARCHY


Total Gate Delay Through a Hierarchical Carry-Lookahead Adder

- The total delay is 8 gates:
 - 3 to generate all Gi and Pi signals
 - +2 to generate c8, c16, c24, and c32
 - +2 to generate internal carries in the blocks
 - +1 to generate the sum bits (one extra XOR)

2 more gate delays for the internal carries within a block



2 more gate delays for the internal carries within a block



Total Gate Delay Through a Hierarchical Carry-Lookahead Adder

- The total delay is 8 gates:
 - 3 to generate all Gi and Pi signals
 - +2 to generate c8, c16, c24, and c32
 - +2 to generate internal carries in the blocks
 - +1 to generate the sum bits (one extra XOR)

Questions?

THE END