

# **CprE 281: Digital Logic**

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

### **Logic Gates**

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

#### **Administrative Stuff**

- HW1 is out. It is due on Monday Aug 29 @ 10pm.
- Submit it as a PDF upload on Canvas before the deadline.
- You can write the solutions on paper and then scan the pages to make \*\*one\*\* PDF file.
- No late homeworks will be accepted.
- Please write clearly on the first page:
  - your name
  - student ID
  - lab section number

#### Labs Next Week

- Please download and read the lab assignment for next week before you go to your lab section.
- https://www.ece.iastate.edu/~alexs/classes/2022\_Fall\_281/labs/Lab\_01/
- You must print and complete the prelab before you go to the lab.
- The TAs will check your prelab answers at the beginning of the recitation. If you don't have it done you'll lose 20% of the lab grade for that lab.

#### CprE 281: Digital Logic

Fall 2022, 4:25 - 5:15 p.m. (Mondays, Wednesdays, and Fridays)

LeBaron Hall, Room 1210

Instructor: <u>Alexander Stoytchev</u>

- Syllabus
- Class Schedule (Tentative)
- Lecture Notes (also in PDF)
- Labs
- Recitations
- Extra Readings
- Verilog Stuff
- <u>Verilog Reference</u>
- i281 CPU
- i281 CPU Simulator

#### $\leftarrow$ $\rightarrow$ G

#### CprE 281: Digital Logic

Fall 2022, 4:25 - 5:15 p.m. (Mondays, Wednesdays, and Fridays)

LeBaron Hall, Room 1210

Instructor: <u>Alexander Stoytchev</u>

- Syllabus
- Class Schedule (Tentative)
- Lecture Notes (also in PDF)
- Labs
- Recitations
- Extra Readings
- Verilog Stuff
- <u>Verilog Reference</u>
- i281 CPU
- i281 CPU Simulator

<u>Name</u>	Last modified Size	
Parent Direct	tory -	1
EC_lab/	2022-06-02 12:35 -	
<u>Lab_01/</u>	2022-06-02 12:35 -	
<u>Lab_02/</u>	2022-06-02 12:35 -	
<u>Lab_03/</u>	2022-06-02 12:35 -	
<u>Lab_04/</u>	2022-06-02 12:35 -	
<u>Lab_05/</u>	2022-06-02 12:35 -	
<u>Lab_06/</u>	2022-06-02 12:35 -	
<u>Lab_07/</u>	2022-06-02 12:35 -	

	<u>Name</u>	<b>Last modified</b>	<u>Size</u>
٥	Parent Directory		
?	CPRE281_LAB01(Answer_Sheet).docx	2021-08-27 14:02	26K
	CPRE281_LAB01(Answer_Sheet).pdf	2021-08-27 14:03	338K
?	CPRE281_LAB01.docx	2021-08-27 14:04	1.9M
	CPRE281_LAB01.pdf	2021-08-27 14:04	1.4M
	<u>lab1.zip</u>	2021-08-27 13:56	5.4M

	<u>Name</u>	<b>Last modified</b>	<u>Size</u>
٥	Parent Directory		
?	CPRE281_LAB01(Answer_Sheet).docx	2021-08-27 14:02	26K
	CPRE281_LAB01(Answer_Sheet).pdf	2021-08-27 14:03	338K
?	CPRE281_LAB01.docx	2021-08-27 14:04	1.9M
	CPRE281_LAB01.pdf	2021-08-27 14:04	1.4M
	<u>lab1.zip</u>	2021-08-27 13:56	5.4M

READ one of these at home. This is the lab assignment.

Name Last modified Size



#### **Parent Directory**



<u>CPRE281\_LAB01(Answer\_Sheet).docx</u> 2021-08-27 14:02 26K



CPRE281\_LAB01(Answer\_Sheet).pdf 2021-08-27 14:03 338K



CPRE281\_LAB01.docx



CPRE281\_LAB01.pdf



lab1.zip

2021-08-27 14:04 1.9M

2021-08-27 14:04 1.4M

2021-08-27 13:56 5.4M

During the lab next week, download this ZIP file and follow the instructions.

Last modified Size

<u>Name</u>



#### **Parent Directory**



<u>CPRE281\_LAB01(Answer\_Sheet).docx</u> 2021-08-27 14:02 26K



<u>CPRE281\_LAB01(Answer\_Sheet).pdf</u> 2021-08-27 14:03 338K



CPRE281\_LAB01.docx



CPRE281\_LAB01.pdf



lab1.zip

2021-08-27 14:04 1.9M

2021-08-27 14:04 1.4M

2021-08-27 13:56 5.4M



0 8

#### **Index**

Print this file, complete the prelab, and bring it with you to the lab.

**Size** 

Name Last modified



#### **Parent Directory**



<u>CPRE281\_LAB01(Answer\_Sheet).docx</u> 2021-08-27 14:02 26K



<u>CPRE281\_LAB01(Answer\_Sheet).pdf</u> 2021-08-27 14:03 338K



CPRE281\_LAB01.docx





lab1.zip

2021-08-27 14:04 1.9M

2021-08-27 14:04 1.4M

2021-08-27 13:56 5.4M

Name

#### **Index**

### This is the same, but in PDF format.

Sizo

Last modified

<u>Name</u>	<u>Last mour</u>	<u>neu</u>	Size
Parent Directory			_
CPRE281_LAB01(Answer_Sheet).docx	2021-08-27	14:02	26K
CPRE281_LAB01(Answer_Sheet).pdf	2021-08-27	14:03	338K
CPRE281_LAB01.docx	2021-08-27	14:04	1.9M
CPRE281_LAB01.pdf	2021-08-27	14:04	1.4M
lab1.zip	2021-08-27	13:56	5.4M

#### Cpr E 281 LAB1 **IOWA STATE UNIVERSITY**

Date:\_\_\_\_\_

0

1

1

Logic Expression:

0

0

1

#### Lab 1 Answer Sheet

Lab Section:\_\_\_\_

PRELAB:					
Q1. Fill i	n the Truth	Table below for an AND gate:			
A	В	С			
0	0				
0	1				
1	0				
1	1				
Q2. What does the .bdf file extension stand for?  Q3. What is the name of the FPGA on the DE2-115 board?					
TA Initials:					
LAB: 2.0 Fill in the Truth Table for <i>lab1step1</i> :					
Α	В	С			

Name and Student ID:

This is the prelab

for lab #1.

### Cpr E 281 LAB1 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

#### Lab 1 Answer Sheet

Quartus 9	Simulation <sup>1</sup>	TA Initials: _		Questa ModelSim TA Initials:
4.0 Fill in	the Truth	Table for <i>lal</i>	b1step2:	
w	X	Y	Z	
0	0	0		
	0	1		:
		0		
		1		:
		0		
		1		
1	1	0		
1		1		
4.0 Fill in	the Truth 1	Table for <i>lab</i>	b1step3: F	·······
!				!
Logic Exp	ression:			
TA 1 11 1				
IA Initials	s:	_		

#### **Lab Safety**

This class has a substantial hands-on laboratory section. Students will be using expensive, sensitive, and potentially hazardous equipment. Safety in the lab is a number one priority for students and instructors and to ensure a safe laboratory experience, a brief safety presentation will be given during the first lab session. It is mandatory that all students attend this presentation. Moreover, it is expected that students follow any and all posted safety guidelines. All students must sign the <u>lab safety form</u> (posted in the syllabus).

For reference, a copy of the University Laboratory Safety Manual can be found at:

www.ehs.iastate.edu/sites/default/files/uploads/publications/manuals/labsm.pdf


See also the <u>safety page of the ECpE Department</u>:

http://www.ece.iastate.edu/the-department/safety/


### **A Binary Switch**




(a) Two states of a switch





(b) Symbol for a switch




(a) Simple connection to a battery











(b) Using a ground connection as the return path





























### **An Inverting Circuit**




### **An Inverting Circuit**



### **An Inverting Circuit**



### The Three Basic Logic Gates



$$X_1$$
 $X_2$ 
 $X_1 \times X_2$ 


$$X_1$$
 $X_2$ 
 $X_1 + X_2$ 

NOT gate

AND gate


**OR** gate

#### **Truth Table for NOT**




$\mathcal{X}$	$\overline{x}$
0	1
1	0

#### **Truth Table for AND**



$x_1$	$x_2$	$x_1 \cdot x_2$
0	0	0
0	1	0
1	0	0
1	1	1

#### **Truth Table for OR**




$x_1 + x_2$
0
1
1
1


#### Truth Tables for AND and OR

$x_1$	$x_2$	$oxed{x_1  x_2}$	$x_1 + x_2$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

AND OR

### **Logic Gates with n Inputs**






AND gate

OR gate

## Truth Table for 3-input AND and OR

$x_1$	$x_2$	$x_3$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$x_1 + x_2 + x_3$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	$1 \mid$	1	1


# A series-parallel connection of the switches





# **Example of a Logic Circuit Implemented with Logic Gates**


$$f = (x_1 + x_2) \times x_3$$


# **Example of a Logic Circuit**Implemented with Logic Gates


















































































## **Timing Diagram**




## **Truth Table for this Logic Circuit**


$x_1$ $x_2$ $f(x_1)$	$(x_{2})$
0 0	1
0 1	1
1 0 (	0
1 1	1




$x_1$	$x_2$	$f(x_1, x_2)$
0	0	1
0	1	1
1	0	0
1	1	1



$x_1$	$x_2$	$f(x_1, x_2)$
0	0	1
0	1	1
1	0	0
1	1	1




$x_1$	$x_2$	$f(x_1, x_2)$
0	0	1
0	1	1
1	0	0
1	1	1




$x_1$ $x_2$ $f(x_1, x_2)$	)
0 0 1	
0 1 1	
1 0 0	
1 1 1	

# Truth Table for $f = \overline{x_1} + x_1 x_2$




$x_1$	$x_2$	$f(x_1, x_2)$
0	0	1
0	1	1
1	0	0
1	1	1

# Truth Table for $f = \overline{x_1} + x_1 x_2$




$x_2$	$f(x_1, x_2)$
0	1
1	1
0	0
1	1
	0

### **Functionally Equivalent Circuits**




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 

### **Functionally Equivalent Circuits**




(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(d) Network that implements  $g = \bar{x}_1 + x_2$ 

## The XOR Logic Gate




х	y	L
0	0	0
0	1	1
1	0	1
1	1	0

(a) Two switches that control a light

(b) Truth table


## The XOR Logic Gate



х	у	L
0	0	0
0	1	1
1	0	1
1	1	0

(a) Two switches that control a light

(b) Truth table








(c) Logic network


(d) XOR gate symbol


## **XOR Analysis**


















## **XOR Analysis**







## **XOR Analysis**





## **XOR Analysis**






#### **Truth Table for XOR**



х	y	L
0	0	0
0	1	1
1	0	1
1	1	0

#### **Truth Table for XOR**



The output is 1 only if both inputs are different.

a	b	<i>s</i> <sub>1</sub>	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

a	0	0	1	1
+ <i>b</i>	+ 0	+ 1	+ 0	+ 1
$s_1 s_0$	0 0	0 1	0 1	1 0

a	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

a	0	0	1	1
+ <i>b</i>	+ 0	+ 1	+ 0	+ 1
$s_1 s_0$	0 0	0 1	0 1	1 0

a	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	

$$a$$
 $+b$ 
 $s_1 s_0$ 

a b	s <sub>1</sub> s <sub>0</sub>
0 0	0 0
0 1	0 1
1 0	0 1
1 1	1 0
	1

a	0	0	1	1
+ <i>b</i>	+0	+ 1	+ 0	+ 1
$s_1 s_0$			0 1	

a	b	<i>s</i> <sub>1</sub>	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

a	0	0	1	1
+ <i>b</i>	+ 0	+ 1	+ 0	+ 1
$s_1 s_0$			0 1	

a	b		<i>s</i> <sub>1</sub>	$s_0$
0	0		0	0
0	1		0	1
1	0		0	1
1	1		1	0

$$a$$
 $+b$ 
 $s_1 s_0$ 

a b	s <sub>1</sub> s <sub>0</sub>
0 0	0 0
0 1	0 1
1 0	0 1
1 1	1 0
	1

$$a + b$$
 $s_1 s_0$ 

a	b	S	1	$s_0$
0	0	0	)	0
0	1	0	)	1
1	0	0	)	1
1	1	1		0

$$a$$
 $+b$ 
 $s_1s_0$ 
 $0$ 

a	b	<i>s</i> <sub>1</sub>	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$a$$
 $+b$ 
 $s_1 s_0$ 

a b	s <sub>1</sub> s <sub>0</sub>
0 0	0 0
0 1	0 1
1 0	0 1
1 1	1 0
	1

$$a + b$$
 $s_1 s_0$ 

а	b	S	1	$s_0$
0	0	(	)	0
0	1	(	)	1
1	0	(	)	1
1	1	1	l	0

$$a + b$$
 $s_1 s_0$ 

<i>s</i> <sub>1</sub>	$s_0$	
0	0	
0	1	
0	1	
1	0	
	0	0 0 0 1 0 1

$$a$$
 $+b$ 
 $s_1 s_0$ 

a b	s <sub>1</sub> s <sub>0</sub>
0 0	0 0
0 1	0 1
1 0	0 1
1 1	1 0
	1

a	b	$s_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

		?	
a	b	$s_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


	AND			
a	b		$s_1$	$s_0$
0	0		0	0
0	1		0	1
1	0		0	1
1	1		1	0

a	b	$s_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


			?	
a	b	<i>s</i> <sub>1</sub>	$s_0$	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	

		XOR		
a	b	<i>s</i> <sub>1</sub>	$s_0$	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	

a	b	$s_1$	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0





a	b	<i>s</i> <sub>1</sub>	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0
	0 1		•





a	b	<i>s</i> <sub>1</sub>	$s_0$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

#### The following examples came from this book









[ Platt 2009 ]

#### **Questions?**

#### THE END