

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Multiplexers

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff

HW 6 is due on Monday Oct 10 @ 10pm

Next week: Lab 6


Midterm progress report grades are due next week

2-to-1 Multiplexer


2-to-1 Multiplexer (Definition)

- Has two inputs: x_1 and x_2
- Also has another input line s
- If s=0, then the output is equal to x_1
- If s=1, then the output is equal to x_2


Graphical Symbol for a 2-to-1 Multiplexer




Analogy: Railroad Switch



Analogy: Railroad Switch



Analogy: Railroad Switch



This is not a perfect analogy because the trains can go in either direction, while the multiplexer would only allow them to go from top to bottom.

Truth Table for a 2-to-1 Multiplexer

$s x_1 x_2$	$f(s,x_1,x_2)$
000	0
0 0 1	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

$s x_1 x_2$	$f(s, x_1, x_2)$
000	0
001	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

$s x_1 x_2$	$f(s, x_1, x_2)$
000	0
001	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

$s x_1 x_2$	$f(s, x_1, x_2)$
000	0
001	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

Where should we put the negation signs?

$$s x_1 x_2$$

$$S X_1 X_2$$

$$S X_1 X_2$$

$$s x_1 x_2$$

$s x_1 x_2$	$f(s, x_1, x_2)$	
0 0 0	0	
001	0	
010	1	$\overline{s} x_1 \overline{x}_2$
0 1 1	1	$\overline{s} x_1 x_2$
100	0	
101	1	$s \overline{x_1} x_2$
110	0	
111	1	$s x_1 x_2$

$s x_1 x_2$	$f(s, x_1, x_2)$	
000	0	
001	0	
010	1	$\overline{s} x_1 \overline{x}_2$
0 1 1	1	$\overline{s} x_1 x_2$
100	0	
101	1	$s \overline{x_1} x_2$
110	0	
111	1	$s x_1 x_2$

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x}_2 + \overline{s} x_1 x_2 + s \overline{x}_1 x_2 + s x_1 x_2$$

Let's simplify this expression

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x}_2 + \overline{s} x_1 x_2 + s \overline{x}_1 x_2 + s x_1 x_2$$

Let's simplify this expression

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x}_2 + \overline{s} x_1 x_2 + s \overline{x}_1 x_2 + s x_1 x_2$$

$$f(s, x_1, x_2) = \overline{s} x_1 (\overline{x}_2 + x_2) + s (\overline{x}_1 + x_1) x_2$$


Let's simplify this expression

$$f(s, x_1, x_2) = \overline{s} x_1 \overline{x}_2 + \overline{s} x_1 x_2 + s \overline{x}_1 x_2 + s x_1 x_2$$

$$f(s, x_1, x_2) = \overline{s} x_1 (\overline{x}_2 + x_2) + s (\overline{x}_1 + x_1) x_2$$


$$f(s, x_1, x_2) = \overline{s} x_1 + s x_2$$

Circuit for 2-1 Multiplexer




$$f(s, x_1, x_2) = \overline{s} x_1 + s x_2$$


Analysis of the 2-to-1 Multiplexer (when the input s=0)




Analysis of the 2-to-1 Multiplexer (when the input s=1)



Analysis of the 2-to-1 Multiplexer (when the input s=0)



Analysis of the 2-to-1 Multiplexer (when the input s=1)



More Compact Truth-Table Representation

$s x_1 x_2$	$f(s,x_1,x_2)$
0 0 0	0
0 0 1	0
010	1
0 1 1	1
100	0
101	1
110	0
111	1

(a)Truth table


S	$f(s,x_1,x_2)$
0	x_1
1	x_2

4-to-1 Multiplexer

4-to-1 Multiplexer (Definition)

- Has four inputs: w_0 , w_1 , w_2 , w_3
- Also has two select lines: s₁ and s₀
- If $s_1=0$ and $s_0=0$, then the output f is equal to w_0
- If s₁=0 and s₀=1, then the output f is equal to w₁
- If $s_1=1$ and $s_0=0$, then the output f is equal to w_2
- If $s_1=1$ and $s_0=1$, then the output f is equal to w_3

Graphical Symbol and Truth Table



<i>s</i> ₁	s_0	f
0	0	w_0
0	1	w_1
1	0	w_2
1	1	w_3

(a) Graphic symbol

(b) Truth table

S_1S_0	I ₃ I ₂ I ₁ I ₀ F	S ₁ S ₀ I ₃ I ₂ I ₁ I ₀	F S ₁ S ₀ I ₃	3 I ₂ I ₁ I ₀ F	$S_1 S_0 I_3 I_2 I_1 I_0 F$
0 0	0 0 0 0 0	0 1 0 0 0 0	0 1 0 0	0 0 0 0	1 1 0 0 0 0 0
	0 0 0 1 1	0 0 0 1	0 0	0 0 1 0	0 0 0 1 0
	0 0 1 0 0	0 0 1 0	1 0	0 1 0 0	0 0 1 0 0
	0 0 1 1 1	0 0 1 1	1 0	0 1 1 0	0 0 1 1 0
	0 1 0 0 0	0 1 0 0	0 0	1 0 0 1	0 1 0 0 0
	0 1 0 1 1	0 1 0 1	0 0	1 0 1 1	0 1 0 1 0
	0 1 1 0 0	0 1 1 0	1 0	1 1 0 1	0 1 1 0 0
	0 1 1 1 1	0 1 1 1	1 0	1 1 1 1	0 1 1 1 0
	1 0 0 0 0	1 0 0 0	0 1	0 0 0 0	1 0 0 0 1
	1 0 0 1 1	1 0 0 1	0 1	0 0 1 0	1 0 0 1 1
	1 0 1 0 0	1 0 1 0	1 1	0 1 0 0	1 0 1 0 1
	1 0 1 1 1	1 0 1 1	1 1	0 1 1 0	1 0 1 1 1
	1 1 0 0 0	1 1 0 0	0 1	1 0 0 1	1 1 0 0 1
	1 1 0 1 1	1 1 0 1	0 1	1 0 1 1	1 1 0 1 1
	1 1 1 0 0	1 1 1 0	1 1	1 1 0 1	1 1 1 0 1
	1 1 1 1 1	1 1 1 1	1 1	1 1 1 1	1 1 1 1 1

S_1S_0	I ₃ I ₂ I ₁ I ₄	F	S_1S_0	I ₃	I_2	I_1	I_0	F	S_1S_0	I_3	I_2	I_1	I_0	F	S_1S_0	I_3	I_2	I_1	I_0	F
0 0	0 0 0 0	0	0 1	0	0	0	0	0	1 0	0	0	0	0	0	1 1	0	0	0	0	0
	0 0 0 1	1		0	0	0	1	0		0	0	0	1	0		0	0	0	1	0
	0 0 1 0	0		0	0	1	0	1		0	0	1	0	0		0	0	1	0	0
	0 0 1 1	1		0	0	1	1	1		0	0	1	1	0		0	0	1	1	0
	0 1 0 0	0		0	1	0	0	0		0	1	0	0	1		0	1	0	0	0
	0 1 0 1	1		0	1	0	1	0		0	1	0	1	1		0	1	0	1	0
	0 1 1 0	0		0	1	1	0	1		0	1	1	0	1		0	1	1	0	0
	0 1 1 1	1		0	1	1	1	1		0	1	1	1	1		0	1	1	1	0
	1 0 0 0	0		1	0	0	0	0		1	0	0	0	0		1	0	0	0	1
	1 0 0 1	1		1	0	0	1	0		1	0	0	1	0		1	0	0	1	1
	1 0 1 0	0		1	0	1	0	1		1	0	1	0	0		1	0	1	0	1
	1 0 1 1	1		1	0	1	1	1		1	0	1	1	0		1	0	1	1	1
	1 1 0 0	0		1	1	0	0	0		1	1	0	0	1		1	1	0	0	1
	1 1 0 1	1		1	1	0	1	0		1	1	0	1	1		1	1	0	1	1
	1 1 1 0	0		1	1	1	0	1		1	1	1	0	1		1	1	1	0	1
	1 1 1 1	1		1	1	1	1	1		1	1	1	1	1		1	1	1	1	1


S_1S_0	I ₃ I ₂ I ₁ I ₀	F S ₁ S ₀	I ₃ I ₂ I	$I_1 I_0$	F S ₁ S ₀	I ₃ I ₂ I ₁ I ₀	F S ₁ S ₀	I ₃ I ₂ I ₁ I ₀ F
0 0	0 0 0 0	0 0 1	0 0	0 0	0 1 0	0 0 0 0	0 1 1	0 0 0 0 0
	0 0 0 1	1	0 0	0 1	0	0 0 0 1	0	0 0 0 1 0
	0 0 1 0	0	0 0	1 0	1	0 0 1 0	0	0 0 1 0 0
	0 0 1 1	1	0 0	1 1	1	0 0 1 1	0	0 0 1 1 0
	0 1 0 0	0	0 1	0 0	0	0 1 0 0	1	0 1 0 0 0
	0 1 0 1	1	0 1	0 1	0	0 1 0 1	1	0 1 0 1 0
	0 1 1 0	0	0 1	1 0	1	0 1 1 0	1	0 1 1 0 0
	0 1 1 1	1	0 1	1 1	1	0 1 1 1	1	0 1 1 1 0
	1 0 0 0	0	1 0	0 0	0	1 0 0 0	0	1 0 0 0 1
	1 0 0 1	1	1 0	0 1	0	1 0 0 1	0	1 0 0 1 1
	1 0 1 0	0	1 0	1 0	1	1 0 1 0	0	1 0 1 0 1
	1 0 1 1	1	1 0	1 1	1	1 0 1 1	0	1 0 1 1 1
	1 1 0 0	0	1 1	0 0	0	1 1 0 0	1	1 1 0 0 1
	1 1 0 1	1	1 1	0 1	0	1 1 0 1	1	1 1 0 1 1
	1 1 1 0	0	1 1	1 0	1	1 1 1 0	1	1 1 1 0 1
	1 1 1 1	1	1 1	1 1	1	1 1 1 1	1	1 1 1 1 1

S_1S_0	I ₃ I ₂ I ₁ I ₀ F	S_1S_0	I ₃ I ₂	I ₁ I ₀	F S ₁ S ₀	I ₃ I ₂	I ₁ I ₀	F	S_1S_0	I ₃ I ₂	I ₁ I ₀	F
0 0	0 0 0 0 0	0 1	0 0	0 0	0 1 0	0 0	0 0	0	1 1	0 0	0 0	0
	0 0 0 1 1		0 0	0 1	0	0 0	0 1	0		0 0	0 1	0
	0 0 1 0 0		0 0	1 0	1	0 0	1 0	0		0 0	1 0	0
	0 0 1 1 1		0 0	1 1	1	0 0	1 1	0		0 0	1 1	0
	0 1 0 0 0		0 1	0 0	0	0 1	0 0	1		0 1	0 0	0
	0 1 0 1 1		0 1	0 - 1	0	0 1	0 1	1		0 1	0 1	0
	0 1 1 0 0		0 - 1	1 0	1	0 1	1 0	1		0 1	1 0	0
	0 1 1 1 1		0 - 1	1 1	1	0 1	1 1	1		0 1	1 1	0
	1 0 0 0 0		1 0	0 - 0	0	1 0	0 0	0		1 0	0 0	1
	1 0 0 1 1		1 0	0 - 1	0	1 0	0 1	0		1 0	0 1	1
	1 0 1 0 0		1 0	1 0	1	1 0	1 0	0		1 0	1 0	1
	1 0 1 1 1		1 0	1 1	1	1 0	1 1	0		1 0	1 1	1
	1 1 0 0 0		1 1	0 - 0	0	1 1	0 0	1		1 1	0 0	1
	1 1 0 1 1		1 1	0 - 1	0	1 1	0 1	1		1 1	0 1	1
	1 1 1 0 0		1 1	1 0	1	1 1	1 0	1		1 1	1 0	1
	1 1 1 1 1		1 1	1 1	1	1 1	1 1	1		1 1	1 1	1

Identical [http://www.absoluteastronomy.com/topics/Multiplexer]

S_1S_0	I ₃ I ₂ I ₁ I ₀ F	S ₁ S ₀ I ₃ I ₂ I ₁ I ₀	F S ₁ S ₀ I ₃ I ₂ I ₁ I ₀	F S ₁ S ₀ I ₃ I ₂ I ₁ I ₀ F
0 0	0 0 0 0 0	0 1 0 0 0 0	0 10 0000	0 1 1 0 0 0 0 0
	0 0 0 1 1	0 0 0 1	0 0 0 1	0 0 0 1 0
	0 0 1 0 0	0 0 1 0	1 0 0 1 0	0 0 1 0 0
	0 0 1 1 1	0 0 1 1	1 0 0 1 1	0 0 1 1 0
	0 1 0 0 0	0 1 0 0	0 0 1 0 0	1 0 1 0 0 0
	0 1 0 1 1	0 1 0 1	0 1 0 1	1 0 1 0 1 0
	0 1 1 0 0	0 1 1 0	1 0 1 1 0	1 0 1 1 0 0
	0 1 1 1 1	0 1 1 1	1 0 1 1 1	1 0 1 1 1 0
	1 0 0 0 0	1 0 0 0	0 1 0 0 0	0 1 0 0 0 1
	1 0 0 1 1	1 0 0 1	0 1 0 0 1	0 1 0 0 1 1
	1 0 1 0 0	1 0 1 0	1 1 0 1 0	0 1 0 1 0 1
	1 0 1 1 1	1 0 1 1	1 1 0 1 1	0 1 0 1 1 1
	1 1 0 0 0	1 1 0 0	0 1 1 0 0	1 1 0 0 1
	1 1 0 1 1	1 1 0 1	0 1 1 0 1	1 1 1 0 1 1
	1 1 1 0 0	1 1 1 0	1 1 1 0	1 1 1 0 1
	1 1 1 1 1	1 1 1 1	1 1 1 1	identical

Graphical Symbol and Truth Table




<i>s</i> ₁	s_0	f
0	0	w_0
0	1	w_1
1	0	w_2
1	1	w_3

(a) Graphic symbol


(b) Truth table

4-to-1 Multiplexer (SOP circuit)




$$f = \overline{s_1} \, \overline{s_0} \, w_0 + \overline{s_1} \, s_0 \, w_1 + s_1 \, \overline{s_0} \, w_2 + s_1 \, s_0 \, w_3$$


Analysis of the 4-to-1 Multiplexer $(s_1=0 \text{ and } s_0=0)$




Analysis of the 4-to-1 Multiplexer $(s_1=0 \text{ and } s_0=0)$




Analysis of the 4-to-1 Multiplexer $(s_1=0 \text{ and } s_0=0)$




Analysis of the 4-to-1 Multiplexer ($s_1=0$ and $s_0=0$)




Analysis of the 4-to-1 Multiplexer $(s_1=0 \text{ and } s_0=1)$




Analysis of the 4-to-1 Multiplexer ($s_1=1$ and $s_0=0$)




Analysis of the 4-to-1 Multiplexer $(s_1=1 \text{ and } s_0=1)$




Analysis of the 4-to-1 Multiplexer $(s_1=0 \text{ and } s_0=0)$




Analysis of the 4-to-1 Multiplexer $(s_1=0 \text{ and } s_0=1)$




Analysis of the 4-to-1 Multiplexer $(s_1=1 \text{ and } s_0=0)$



Analysis of the 4-to-1 Multiplexer $(s_1=1 \text{ and } s_0=1)$





Analogy: Railroad Switches










http://en.wikipedia.org/wiki/Railroad_switch]

Analogy: Railroad Switches









 \mathbf{S}_1


Analogy: Railroad Switches







se tv


these two switches are controlled together




 \mathbf{S}_1











That is different from the SOP form of the 4-to-1 multiplexer shown below




Analysis of the Hierarchical Implementation $(s_1=0 \text{ and } s_0=0)$




[Figure 4.3 from the textbook]

Analysis of the Hierarchical Implementation $(s_1=0 \text{ and } s_0=1)$




[Figure 4.3 from the textbook]

Analysis of the Hierarchical Implementation $(s_1=1 \text{ and } s_0=0)$




[Figure 4.3 from the textbook]


Analysis of the Hierarchical Implementation $(s_1=1 \text{ and } s_0=1)$





[Figure 4.3 from the textbook]





[Figure 4.4 from the textbook]



























[http://upload.wikimedia.org/wikipedia/commons/2/26/SunsetTracksCrop.JPG]

Multiplexers Are Special

The Three Basic Logic Gates



$$X_1$$
 X_2
 X_1
 X_2


$$X_1$$
 X_2
 $X_1 + X_2$

NOT gate

AND gate


OR gate

Truth Table for NOT



\mathcal{X}	$\overline{\mathcal{X}}$
0	1
1	0

Truth Table for AND




x_1	x_2	$x_1 \cdot x_2$
0	0	0
0	1	0
1	0	0
1	1	1


Truth Table for OR




$x_1 + x_2$
0
1
1
1




x_1	x_2	$x_1 \cdot x_2$
0	0	0
0	1	0
1	0	0
1	1	1







x_1	x_2	x	1 · a	c_2
0	0		0	
0	1		0	
1	0		0	
1	1		1	



These two are the same.




x_1	x_2	$x_1 \cdot x_2$	
0	0	0	
0	1	0	
1	0	0	
1	1	1	





These two are the same.

And so are these two.




x_2	$x_1 + x_2$
0	0
1	1
0	1
1	1
	x_2 0 1 0 1







x_1	x_2	$x_1 + x_2$
0 0 1 1	0 1 0 1	$egin{bmatrix} 0 \ 1 \ 1 \ 1 \ \end{bmatrix}$



These two are the same.




$x_1 x_2$	$x_1 + x_2$
0 0	0
$0 \qquad 1$	1
1 0	1
1 1	





These two are the same.

And so are these two.




<i>X</i>	\overline{x}
0	1
1	0







$\boldsymbol{\mathcal{X}}$	\mathcal{Y}	f
0	0	1
0	1	1
1	0	0
1	1	0




Introduce a dummy variable y.




$\boldsymbol{\mathcal{X}}$	\mathcal{Y}	f
0	0	1
0	1	1
1	0	0
1	1	0







$\boldsymbol{\mathcal{X}}$	\mathcal{Y}	f
0	0	1
0	1	1
1	0	0
1	1	0




Now set y to either 0 or 1 (both will work). Why?



\mathcal{X}	$\overline{\mathcal{X}}$
0	1
1	0







Two alternative solutions.


Implications

Any Boolean function can be implemented using only 4-to-1 multiplexers!





x_1	x_2	$x_1 \cdot x_2$
0 0 1 1	0 1 0	0 0 0







x_1	x_2	$x_1 \cdot x_2$
0	0	0
1	0	0
1	1	1






x_1	x_2	$x_1 \cdot x_2$	
0	0	0 0	0
1 1	$0 \\ 1$	$\begin{bmatrix} 0 \\ 1 \end{bmatrix}$	\mathbf{x}_2







x_1	x_2	$x_1 + x_2$
0	0 1	0 1
1 1	$0 \\ 1$	1 1


1.1







x_2	$x_1 + x_2$
0	0
1	1
0	1
1	1
	x_2 0 1 0 1







x_1	x_2	$x_1 + x_2$
0	$0 \\ 1$	$\begin{bmatrix} 0 \\ 1 \end{bmatrix}$ X_2
1 1	0 1	$\begin{bmatrix} 1 \\ 1 \end{bmatrix}$ 1






\mathcal{X}	\overline{x}
0	1
1	0





\mathcal{X}	\overline{x}
0	1
1	0




Implications


Any Boolean function can be implemented using only 2-to-1 multiplexers!


Switch Circuit


2 x 2 Crossbar switch





2 x 2 Crossbar switch
























Synthesis of Logic Circuits Using Multiplexers

Synthesis of Logic Circuits Using Multiplexers


Note: This method is NOT the same as simply replacing each logic gate with a multiplexer! It is a lot more efficient.

Implementation of a logic function with a 4-to-1 multiplexer


w ₁	w_2	f
0	0	0
0	1	1
1	0	1
1	1	0



Implementation of the same logic function with a 2-to-1 multiplexer




(b) Modified truth table



(c) Circuit

The XOR Logic Gate




х	y	L
0	0	0
0	1	1
1	0	1
1	1	0

(a) Two switches that control a light

(b) Truth table


The XOR Logic Gate



х	у	L
0	0	0
0	1	1
1	0	1
1	1	0

(a) Two switches that control a light

(b) Truth table







(c) Logic network

(d) XOR gate symbol


Implementation of the XOR Logic Gate with a 2-to-1 multiplexer and one NOT




Implementation of the XOR Logic Gate with a 2-to-1 multiplexer and one NOT




Implementation of the XOR Logic Gate with a 2-to-1 multiplexer and one NOT




These two circuits are equivalent (the wires of the bottom AND gate are flipped)



In other words, all four of these are equivalent!










w_1	w_2	W_3	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

w_1	w_2	w_3	$\int f$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1








Another Example (3-input XOR)

w_1	W_2	W_3	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


_	w_1	W_2	W_3	f	_		
	0	0	0	0)		
	0	0	1	1		ти 🕮 п	T 7
	0	1	0	1		$w_2 \oplus v$	v 3
	0	1	1	0	J		
	1	0	0	1	$\overline{\mathbb{k}}$		
	1	0	1	0		$\overline{w_2 \oplus v}$	_ V_
	1	1	0	0		<i>w</i> ₂ • <i>v</i>	' 3
	1	1	1	1	J		

·	w_1	W_2	W_3	f	_		
	0	0	0	0)		
	0	0	1	1		ш Ф	TT/
	0	1	0	1		$w_2 \oplus$	<i>w</i> ₃
	0	1	1	0	J		
	1	0	0	1	7		
	1	0	1	0		$\overline{w_2 \oplus}$	Wa
	1	1	0	0		<i>w</i> ₂ •	<i>w</i> 3
	1	1	1	1	J		

(a) Truth table




(b) Circuit




w_1	w_2	W_3	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

w_1	w_2	w_3	f	
0	0	0	0	
0	0	1	1	
0	1	0	1	
0	1	1	0	
1	0	0	1	
1	0	1	0	
1	1	0	0	
1	1	1	1	

	_	f	w_3	w_2	w_1	
117	_	0	0	0	0	
W_3	5	1	1	0	0	
\overline{w}_3	1	1	0	1	0	
<i>''</i> 3	5	0	1	1	0	
\overline{W}_3	1	1	0	0	1	
<u>''3</u>	5	0	1	0	1	
W_3	ļ	0	0	1	1	
"3	J	1	1	1	1	
			•			




(a) Truth table





(b) Circuit

Multiplexor Synthesis Using Shannon's Expansion


w_1	w_2	W_3	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1







(b) Truth table




(b) Circuit

[Figure 4.10a from the textbook]

$$f = \overline{w}_1 w_2 w_3 + w_1 \overline{w}_2 w_3 + w_1 w_2 \overline{w}_3 + w_1 w_2 w_3$$

$$f = \overline{w}_1(w_2w_3) + w_1(\overline{w}_2w_3 + w_2\overline{w}_3 + w_2w_3)$$

= $\overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$



Shannon's Expansion Theorem

Any Boolean function $f(w_1, \ldots, w_n)$ can be rewritten in the form:

$$f(w_1, w_2, \dots, w_n) = \overline{w}_1 \cdot f(0, w_2, \dots, w_n) + w_1 \cdot f(1, w_2, \dots, w_n)$$

Shannon's Expansion Theorem

Any Boolean function $f(w_1, \ldots, w_n)$ can be rewritten in the form:

$$f(w_1, w_2, \dots, w_n) = \overline{w}_1 \cdot f(0, w_2, \dots, w_n) + w_1 \cdot f(1, w_2, \dots, w_n)$$

$$f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$$

Shannon's Expansion Theorem

Any Boolean function $f(w_1, \ldots, w_n)$ can be rewritten in the form:

$$f(w_1, w_2, \dots, w_n) = \overline{w}_1 \cdot f(0, w_2, \dots, w_n) + w_1 \cdot f(1, w_2, \dots, w_n)$$

$$f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$$
cofactor cofactor

Shannon's Expansion Theorem (Example)

$$f(w_1, w_2, w_3) = w_1w_2 + w_1w_3 + w_2w_3$$

Shannon's Expansion Theorem (Example)

$$f(w_1, w_2, w_3) = w_1w_2 + w_1w_3 + w_2w_3$$

$$f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3 (\overline{w_1} + w_1)$$

Shannon's Expansion Theorem (Example)

$$f(w_1, w_2, w_3) = w_1w_2 + w_1w_3 + w_2w_3$$

$$f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3 (\overline{w_1} + w_1)$$

$$f = \overline{w}_1(0 \cdot w_2 + 0 \cdot w_3 + w_2w_3) + w_1(1 \cdot w_2 + 1 \cdot w_3 + w_2w_3)$$

= $\overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$

Shannon's Expansion Theorem (In terms of more than one variable)

$$f(w_1, \dots, w_n) = \overline{w}_1 \overline{w}_2 \cdot f(0, 0, w_3, \dots, w_n) + \overline{w}_1 w_2 \cdot f(0, 1, w_3, \dots, w_n) + w_1 \overline{w}_2 \cdot f(1, 0, w_3, \dots, w_n) + w_1 w_2 \cdot f(1, 1, w_3, \dots, w_n)$$


This form is suitable for implementation with a 4x1 multiplexer.

Another Example

$$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$$

$$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$$

$$f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$$
$$= \overline{w}_1 (\overline{w}_3) + w_1 (w_2 + w_3)$$



$$f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$$
$$= \overline{w}_1 (\overline{w}_3) + w_1 (w_2 + w_3)$$

$$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$$

$$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$$

= $\overline{w}_1 (\overline{w}_2 + w_2) \overline{w}_3 + w_1 w_2 + w_1 (\overline{w}_2 + w_2) w_3$

$$f = \overline{w_1} \overline{w_3} + w_1 w_2 + w_1 w_3$$

$$= \overline{w_1} (\overline{w_2} + w_2) \overline{w_3} + w_1 w_2 + w_1 (\overline{w_2} + w_2) w_3$$

$$= \overline{w_1} \overline{w_2} \overline{w_3} + \overline{w_1} w_2 \overline{w_3} + w_1 w_2 + w_1 \overline{w_2} w_3 + w_1 w_2 w_3$$

$$= \overline{w_1} \overline{w_2} \overline{w_3} + \overline{w_1} w_2 \overline{w_3} + w_1 \overline{w_2} w_3 + w_1 w_2 (1 + w_3)$$

$$= \overline{w_1} \overline{w_2} (\overline{w_3}) + \overline{w_1} w_2 (\overline{w_3}) + w_1 \overline{w_2} (w_3) + w_1 w_2 (1)$$

$$f = \overline{w_1} \overline{w_3} + w_1 w_2 + w_1 w_3$$

$$= \overline{w_1} (\overline{w_2} + w_2) \overline{w_3} + w_1 w_2 + w_1 (\overline{w_2} + w_2) w_3$$

$$= \overline{w_1} \overline{w_2} \overline{w_3} + \overline{w_1} w_2 \overline{w_3} + w_1 w_2 + w_1 \overline{w_2} w_3 + w_1 w_2 w_3$$

$$= \overline{w_1} \overline{w_2} \overline{w_3} + \overline{w_1} w_2 \overline{w_3} + w_1 \overline{w_2} w_3 + w_1 w_2 (1 + w_3)$$


$$= \overline{w_1} \overline{w_2} (\overline{w_3}) + \overline{w_1} w_2 (\overline{w_3}) + w_1 \overline{w_2} (w_3) + w_1 w_2 (1)$$

these are the 4 cofactors

$$f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$$

$$f = \overline{w}_1 \overline{w}_2 f_{\overline{w}_1 \overline{w}_2} + \overline{w}_1 w_2 f_{\overline{w}_1 w_2} + w_1 \overline{w}_2 f_{w_1 \overline{w}_2} + w_1 w_2 f_{w_1 w_2}$$

= $\overline{w}_1 \overline{w}_2 (\overline{w}_3) + \overline{w}_1 w_2 (\overline{w}_3) + w_1 \overline{w}_2 (w_3) + w_1 w_2 (1)$



$$f = \overline{w}_1 \overline{w}_2 f_{\overline{w}_1 \overline{w}_2} + \overline{w}_1 w_2 f_{\overline{w}_1 w_2} + w_1 \overline{w}_2 f_{w_1 \overline{w}_2} + w_1 w_2 f_{w_1 w_2}$$
$$= \overline{w}_1 \overline{w}_2 (\overline{w}_3) + \overline{w}_1 w_2 (\overline{w}_3) + w_1 \overline{w}_2 (w_3) + w_1 w_2 (1)$$

Yet Another Example

$$f = w_1 w_2 + w_1 w_3 + w_2 w_3$$

$$f = w_1 w_2 + w_1 w_3 + w_2 w_3$$


$$f = \overline{w}_1(w_2w_3) + w_1(w_2 + w_3 + w_2w_3)$$

= $\overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$

$$f = w_1 w_2 + w_1 w_3 + w_2 w_3$$


$$f = \overline{w}_1(w_2w_3) + w_1(w_2 + w_3 + w_2w_3)$$


= $\overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$
$$g = w_2w_3 \qquad h = w_2 + w_3$$




$$g = w_2 w_3$$

$$h = w_2 + w_3$$









$$g = \overline{w}_2(0) + w_2(w_3)$$
 $h = \overline{w}_2(w_3) + w_2(1)$


Finally, we are ready to draw the circuit



Finally, we are ready to draw the circuit



Finally, we are ready to draw the circuit



Questions?

THE END