

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

D Flip-Flops


CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev


Administrative Stuff


• Homework 7 is due today


Homework 8 is due on Monday Oct 24 @ 10pm.

Quick Review












The circuit will stay in this state indefinitely.










The circuit will stay in this state indefinitely.

This circuit can be in two possible states







This circuit can be in two possible states




used to store a 1


used to store a 0







Basic Latch









A memory element with NOR gates



[Figure 5.3 from the textbook]

Two Different Ways to Draw the Same Circuit






[Figure 5.3 & 5.4 from the textbook]

Circuit and Characteristic Table for the Basic Latch

Note that Q_a and Q_b are inverses of each other!




(a) Circuit

(b) Characteristic table

[Figure 5.4a,b from the textbook]

SR Latch: Circuit and Characteristic Table

 $\overline{x_1 + x_2}$



S	R	Q _a	Q _b	_
0	0	0/1	1/0	(no change)
0	1	0	1	
1	0	1	0	
1	1	0	0	(Undesirable)

(a) Circuit

NOR Gate

 x_1

 x_2

(b) Truth table

[Figure 5.4a,b from the textbook]

NOR Gate Truth table


$$\begin{array}{c|ccc} x_1 & x_2 & f \\ \hline 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 0 \\ \end{array}$$

Oscillations and Undesirable States


- When S=1 and R=1 both outputs of the latch are equal to 0, i.e., Q_a=0 and Q_b=0.
- Thus, the two outputs are no longer complements of each other.
- This is undesirable as many of the circuits that we will build later with these latches rely on the assumption that the two outputs are always complements of each other.
- (This is obviously not the case for the basic latch, but we will patch it later to eliminate this problem).


Oscillations and Undesirable States


- An even bigger problem occurs when we transition from S=R=1 to S=R=0.
- When S=R=1 we have Q_a=Q_b=0. After the transition to S=R=0, however, we get Q_a=Q_b=1, which would immediately cause Q_a=Q_b=0, and so on.
- If the gate delays and the wire lengths are identical, then this oscillation will continue forever.
- In practice, the oscillation dies down and the output settles into either Q_a=1 and Q_b=0 or Q_a=0 and Q_b=1.
- The problem is that we can't predict which one of these two it will settle into.



























S	R	Qa	Q_b	_
0	0	0/1	1/0	(no change)
0	1	0	1	
1	0	1	0	
1	1	0	0	










S	R	Qa	Q_b	_
0	0	0/1	1/0	(no change)
0	1	0	1	
1	0	1	0	
1	1	0	0	







(a) Circuit










(a) Circuit










(a) Circuit










(a) Circuit



































(b) Characteristic table




For a brief moment the latch goes through the undesirable state $Q_a=0$ and $Q_b=0$.







S	R	Qa	Q_b	_
0	0	0/1	1/0	(no change)
0	1	0	1	
1	0	1	0	
1	1	0	0	

(b) Characteristic table




But these zeros loop around ...












(b) Characteristic table




... and set it to $Q_a=1$ and $Q_b=0$.








(b) Characteristic table




The new values also loop around ...


(c) Timing diagram




(a) Circuit




(b) Characteristic table




... but they leave the outputs the same.









(b) Characteristic table





[Figure 5.4 from the textbook]




(a) Circuit










(a) Circuit










(a) Circuit














(b) Characteristic table




For a brief moment the latch goes through the undesirable state $Q_a=0$ and $Q_b=0$.




(a) Circuit




(b) Characteristic table




But these zeros loop around ...




(a) Circuit




(b) Characteristic table




... and set it to $Q_a=0$ and $Q_b=1$.









(b) Characteristic table




The new values also loop around ...









(b) Characteristic table





... but they leave the outputs the same.
























Basic Latch with NAND Gates

Circuit for the Basic Latch with NAND Gates







Notice that in the NAND case the two inputs are swapped and negated.

The labels of the outputs are the same in both cases.



Basic Latch (with NAND Gates)







SR Latch

SR Latch


Circuit and Characteristic Table



NAND Gate x_1 x_2 $x_1 \cdot x_2$ NAND Gate Truth table




Basic Latch (with NOR Gates)




S	R	Q _a	Q_b	_
0	0	0/1	1/0	(no change)
0	1	0	1	
1	0	1	0	
1	1	0	0	

Basic Latch (with NAND Gates)




R	Qa	Q_b	_
0	0/1	1/0	(no change)
1	0	1	
0	1	0	
1	1	1	
	R 0 1 0 1	Cu	cu co

Basic Latch (with NOR Gates)




S	R	Q _a	Q_b	_	
0	0	0/1	1/0	(no change)	Latch
0	1	0	1		Reset
1	0	1	0		Set
1	1	0	0		Undesirable

Basic Latch (with NAND Gates)



S	R	Q _a	Q_b	_	
0	0	0/1	1/0	(no change)	Latch
0	1	0	1		Reset
1	0	1	0		Set
1	1	1	1		Undesirable

Basic Latch (with NOR Gates)



0/1 1/0 (no change)

 $Q_a Q_b$

0

0

0

0

S R

0

0

1

1


0

1

0

1

Basic Latch (with NAND Gates)



The two characteristic tables are the same (except for the last row, which is the undesirable configuration).

Latch

Reset

Undesirable

Set

Oscillations and Undesirable States

 The basic latch with NAND gates also suffers form oscillation problems, similar to the basic latch implemented with NOR gates.


• Try to do this analysis on your own.

Gated SR Latch

Motivation


- The basic latch changes its state when the input signals change
- It is hard to control when these input signals will change and thus it is hard to know when the latch may change its state.
- We want to have something like an Enable input.
- In this case it is called the "Clock" input because it is desirable for the state changes to be synchronized.

Circuit Diagram for the Gated SR Latch




[Figure 5.5a from the textbook]

Circuit Diagram for the Gated SR Latch




This is the "gate" of the gated latch

Circuit Diagram for the Gated SR Latch




Notice that these are complements of each other

Circuit Diagram and Characteristic Table for the Gated SR Latch




Circuit Diagram and Graphical Symbol for the Gated SR Latch




[Figure 5.5a,c from the textbook]

Timing Diagram for the Gated SR Latch




[Figure 5.5c from the textbook]

Gated SR latch with NAND gates




[Figure 5.6 from the textbook]

Gated SR latch with NAND gates




In this case the "gate" is constructed using NAND gates! Not AND gates.

Gated SR latch with NAND gates




Also, notice that the positions of S and R are now swapped.

Gated SR latch with NAND gates




Finally, notice that when Clk=1 this turns into the basic latch with NAND gates, i.e., the \overline{SR} Latch.


Gated SR latch with NOR gates




Gated SR latch with NAND gates




Gated SR latch with NOR gates




Gated SR latch with NAND gates






Graphical symbols are the same

Gated SR latch with NOR gates



Gated SR latch with NAND gates




Clk	S	R	Q(<i>t</i> + 1)
0	x	x	Q(t) (no change)
1	0	0	Q(t) (no change)
1	0	1	0
1	1	0	1
1	1	1	x (undesirable)


Characteristic tables are the same

Gated D Latch


Motivation


- Dealing with two inputs (S and R) could be messy.
 For example, we may have to reset the latch before some operations in order to store a specific value but the reset may not be necessary depending on the current state of the latch.
- Why not have just one input and call it D.
- The D latch can be constructed using a simple modification of the SR latch.








This is the only new thing here.



















Circuit Diagram and Characteristic Table for the Gated D Latch




Note that it is now impossible to have S=R=1.


Circuit Diagram and Characteristic Table for the Gated D Latch





When Clk=1 the output follows the D input. When Clk=0 the output cannot be changed.


Circuit Diagram and Graphical Symbol for the Gated D Latch
















[[]Figure 5.7d from the textbook]



[[]Figure 5.7d from the textbook]


Setup and hold times



Setup time (t_{su}) – the minimum time that the D signal must be stable prior to the negative edge of the Clock signal.


Hold time (t_h) – the minimum time that the D signal must remain stable after the negative edge of the Clock signal.

Circuit Diagram for the Gated D Latch (with the latch implemented using NORs)




[https://en.wikibooks.org/wiki/Digital_Circuits/Latches]

Circuit Diagram for the Gated D Latch (with the latch implemented using NORs)



[https://en.wikibooks.org/wiki/Digital_Circuits/Latches]


Circuit Diagram for the Gated D Latch (with the latch implemented using NORs)




The NOT gate is now in a different place. Also, S and R are swapped.

[https://en.wikibooks.org/wiki/Digital_Circuits/Latches]

Alternative Design for the Gated D Latch



Gated D Latch: Alternative Design




[https://en.wikipedia.org/wiki/Flip-flop_(electronics)]

Master-Slave D Flip-Flop

Constructing a Master-Slave D Flip-Flop From Two D Latches

Master Latch


Slave Latch



Constructing a Master-Slave D Flip-Flop From Two D Latches

Master Latch


Slave Latch




Constructing a Master-Slave D Flip-Flop From Two D Latches

Master Latch


Slave Latch



Constructing a Master-Slave D Flip-Flop From Two D Latches




Clock is used for the D Flip-Flop



[Figure 5.9a from the textbook]

Clock is used for the D Flip-Flop, but Clk is used for each D Latch




Constructing a Master-Slave D Flip-Flop From one D Latch and one Gated SR Latch

(This version uses one less NOT gate)

Master Latch

Slave Latch




Constructing a Master-Slave D Flip-Flop From one D Latch and one Gated SR Latch

(This version uses one less NOT gate)

Master Latch

Slave Latch



Flip-Flop




Latch






Master Latch

Slave Latch



Master Latch

Slave Latch






Edge-Triggered D Flip-Flops

Motivation

In some cases we need to use a memory storage device that can change its state no more than once during each clock cycle.


Master-Slave D Flip-Flop



(a) Circuit


[Figure 5.9a from the textbook]

Timing Diagram for the Master-Slave D Flip-Flop




[Figure 5.9a,b from the textbook]

Graphical Symbol for the Master-Slave D Flip-Flop




[Figure 5.9c from the textbook]


Graphical Symbol for the Master-Slave D Flip-Flop





The > means that this is edge-triggered The small circle means that is is the negative edge

[Figure 5.9c from the textbook]












D Flip-Flop: A Double Door Analogy







































































Level-Sensitive v.s. Edge-Triggered






Comparison of level-sensitive and edge-triggered D storage elements


The D Latch is Level-Sensitive (the output mirrors the D input when Clk=1)






Comparison of level-sensitive and edge-triggered D storage elements


Positive-edge-triggered D Flip-Flop (the output is equal to the value of D right at the positive edge of the clock signal)





Comparison of level-sensitive and edge-triggered D storage elements


Negative-edge-triggered D Flip-Flop (the output is equal to the value of D right at the negative edge of the clock signal)



Positive-edge-triggered D flip-flop with Clear and Preset

Positive-edge-triggered D flip-flop with Clear_n and Preset_n


Positive-edge-triggered D flip-flop with Synchronous Clear




(c) Adding a synchronous clear

The output Q can be cleared only on the positive clock edge.

The Complete Wiring Diagram for a Positive-Edge-Triggered D Flip-Flop




Adding an Asynchronous Clear




Adding an Asynchronous Preset






Positive-Edge-Triggered D Flip-Flop with Asynchronous Clear and Preset






Positive-edge-triggered D flip-flop with asynchronous Clear and Preset




(b) Graphical symbol

For normal operation both must be set to 1




(b) Graphical symbol

A zero on clear_n drives the output Q to zero




(b) Graphical symbol

A zero on preset_n drives the output Q to one




(b) Graphical symbol

The output is indeterminate if both are zero




(b) Graphical symbol


The Complete Wiring Diagram for a Positive-Edge-Triggered D Flip-Flop




The Complete Wiring Diagram for a Negative-Edge-Triggered D Flip-Flop




The Complete Wiring Diagram for a Negative-Edge-Triggered D Flip-Flop



Negative-Edge-Triggered D flip-flop with asynchronous Clear and Preset




(a) Circuit




(b) Graphical symbol

Flip-Flop Timing Parameters




(a) D flip-flop with asynchronous clear



An alternative D Flip-Flop Design


A positive-edge-triggered D flip-flop



(a) Circuit




A positive-edge-triggered D flip-flop



(a) Circuit

(b) Graphical symbol

Positive-edge-triggered D flip-flop with asynchronous Clear and Preset



- Basic Latch is a feedback connection of two NOR gates or two NAND gates, which can store one bit of information. It can be set using the S input and reset to 0 using the R input.
- Gated Latch is a basic latch that includes input gating and a control input signal. The latch retains its existing state when the control input is equal to 0. Its state may be changed when the control signal is equal to 1.

- Two types of gated latches (the control input is the clock):
- Gated SR Latch uses the S and R inputs to set the latch to 1 or reset it to 0.
- **Gated D Latch** uses the D input to force the latch into a state that has the same logic value as the D input.

 Flip-Flop – is a storage element that can have its output state changed only on the edge of the controlling clock signal.

- **Positive-edge triggered** if the state changes when the clock signal goes from 0 to 1.
- **Negative-edge triggered** if the state changes when the clock signal goes from 1 to 0.

The word *latch* is mainly used for storage elements, while clocked devices are described as *flip-flops*.

A **latch** is level-sensitive, whereas a **flip-flop** is edgesensitive. That is, when a latch is enabled it becomes transparent, while a flip flop's output only changes on a single type of clock edge (positive going or negative going).

Questions?

THE END