

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/


Mealy State Model

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev


Administrative Stuff

- Homework 10 is due on Nov 12 @ 10 pm
- Homework 11 is due on Nov 16 @ 10 pm
- Final project ideas:
 - emails to your TAs due on Friday Nov 11


The general form of a synchronous sequential circuit



Moore Type



Mealy Type




Sample Problem


Implement a 11 detector. In other words, the output should be equal to 1 if two consecutive 1's have been detected on the input line.

The output should become 1 as soon as the second 1 is detected in the input.


Moore Machine Implementation




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t ₇	t_8	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t_6	t ₇	t_8	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t_8	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t_8	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t_8	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t_3	t ₄	t_5	t_6	t_7	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle: w:	t_0	t_1	t_2	t ₃	t ₄	t_5	t ₆	t ₇	t_8	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t_3	t_4	t_5	t ₆	t ₇	t_8	t ₉	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t_8	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0



Clockcycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t_8	t ₉	t ₁₀
w:											
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
w:											
z:	0	0	0	0	0	1	0	0	1	1	0




Clockcycle:	t_0	t_1	t_2	t ₃	t_4	t ₅	t ₆	t ₇	t_8	t ₉	t ₁₀
											1
z:	0	0	0	0	0	1	0	0	1	1	0

Inferring the States




Clockcycle: w:	t_0	t_1	t_2	t ₃	t_4	t ₅	t ₆	t ₇	t_8	t ₉	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0




[Figure 6.8 from the textbook]

The New and Improved Circuit Diagram




Mealy Machine Implementation


State diagram of an FSM that realizes the task




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t_6	t ₇	t_8	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z :	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t_6	t ₇	t_8	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z :	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle: to	\mathbf{C}	t_1	t_2	t_3	t_4	t ₅	t_6	t ₇	t_8	t9	t ₁₀
input w:	\mathbf{O}	1	0	1	1	0	1	1	1	0	1
output z:	5	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t_4	t ₅	t ₆	t ₇	t_8	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
output _{z:}	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t_8	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	_		_	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t_4	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:											
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t_8	t9	t ₁₀
input w:											
output z:	0	0	<u>O</u>	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:											
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output _{z:}	0	0	0	0		0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:											
output _{z:}	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output _{z:}	0	0	0	0	1	0	0	$\overline{1}$	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t_6	t ₇	t_8	t9	t ₁₀
input w:											
output z:	0	0	0	0	1	0	0	1	1	0	0




Clock cycle:	t_0	t_1	t_2	t_3	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:	0	0	0	0	1	0	0	1	1	0	0



Clock cycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
input w :	0	1	0	1	1	0	1	1	1	0	1
Clock cycle: input w: output z:	0	0	0	0	1	0	0	1	1	0	0




Now Let's Do the State Table for this FSM



Present	Next	state	Outp	out z
state	w = 0	w = 1	w = 0	w = 1
A				
В				

Now Let's Do the State Table for this FSM



Present	Next	state	Outp	out z
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	A	В	0	1

The State Table for this FSM

Present	Next	state	Outp	out z
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	A	В	0	1

Let's Do the State-assigned Table

Present	Next	state	Output z			
state	w = 0	w = 1	w = 0	w = 1		
A	A	В	0	0		
В	A	В	0	1		

Present	Next	state	Output			
state	w = 0	w = 1	w = 0	w = 1		
y	Y	Y	z	z		
0						

A B

Let's Do the State-assigned Table

Present	Next	state	Output z			
state	w = 0	w = 1	w = 0	w = 1		
A	A	В	0	0		
В	A	В	0	1		

Present	Next	state	Output			
state	w = 0	w = 1	w = 0	w = 1		
y	Y	Y	z	z		
0	0	1	0	0		
1	0	1	0	1		

The State-assigned Table

	Present	Next	Output			
	state	w = 0	w = 1	w = 0	w = 1	
,	у	Y	Y	Z	Z	
A	0	0	1	0	0	
В	1	0	1	0	1	

The State-assigned Table

	Present	Next	state	Output			
	state	w = 0	w = 1	w = 0	w = 1		
	у	Y	Y	z	Z.		
A	0	0	1	0	0		
В	1	0	1	0	1		

Y = D = w z = wy

The State-assigned Table


Present	Next	state	Output		
state	state $w = 0$		w = 0	w = 1	
У	Y	Y	z	z	
0	0	1	0	0	
	0	1	0	1	

Y = D = w z = wy

This assumes D flip-flop


В

Circuit Implementation of the FSM




$$Y = D = w$$
 $z = wy$

Circuit & Timing Diagram



(a) Circuit




(b) Timing diagram


[Figure 6.26 from the textbook]

What if we wanted the output signal to be delayed by 1 clock cycle?

Circuit Implementation of the Modified FSM




Circuit Implementation of the Modified FSM




This flip-flop delays the output signal by one clock cycle


We Have Seen This Diagram Before




[Figure 6.17 from the textbook]

Circuit & Timing Diagram







The general form of a synchronous sequential circuit



Moore Type





Mealy Type



Moore


Mealy








Moore


Mealy















Notice that the output of the Moore machine is delayed by one clock cycle



Notice that the output of the Moore machine is delayed by one clock cycle

Mealy

Clock cycle:	t_0	t_1	t_2	t_3	t 4	t 5	t ₆	t ₇	t ₈	t9	t_{10}
input w:	0	1	0	1	1	0	1	1	1	0	1
Clock cycle: input w: output z:	0	0	0	0	1	0	0	1	1	0	0

Moore


Clockcycle:	t_0	t_1	t_2	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
output z:											

Questions?


More slides for the State Assignment Problem

Example #2

Register Swap Controller




Register Swap Controller





Design a Moore machine control circuit for swapping the contents of registers R1 and R2 by using R3 as a temporary.

State Diagram




[Figure 6.11 from the textbook]








These are the original values of the 8-bit registers





For clarity, only inputs that are equal to 1 will be shown.



























State Diagram





[Figure 6.11 from the textbook]


Some Questions


How many flip-flops are we going to use?


How many logic expressions do we need to find?












Present	Next	tstate				Outputs	3		
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A									
В									
C									
D									



Present	Next	state				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

As we saw before, we can expect that some state encodings will be better than others.

We will consider three encoding schemes.

Encoding #1: A=00, B=01, C=10, D=11

(Uses Two Flip-Flops)

Present	Next	tstate				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State-Assigned Table

Preser	t		t state	Outputs						
state		w = 0	w = 1							
y_2y_1		Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
	<u>.</u>									

Present	Next	tstate				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	Α	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State Assigned Table

	Present	Next	tstate							
	state	w = 0	w = 1	Outputs						
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
	00									
	01									
,	10									
)	11									

Present	Next	tstate	Outputs						
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	\mathbf{C}	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State Assigned Table

	Present state	Next $w = 0$	$\frac{\text{t state}}{w = 1}$	Outputs						
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
	00	00	0 1							
	01 10	10 11	1 0 1 1							
,	11	00	0 0							

Present	Next	tstate				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State Assigned Table

Present	Next	t state							
state	w = 0	w = 1				Outputs	5		
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	10	1 0	0	0	1	0	0	1	0
10	11	1 1	1	0	0	1	0	0	0
11	00	0 0	0	1	0	0	1	0	1

Present	Next	state							
state	w = 0	w = 1			(Outputs			
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	10	10	0	0	1	0	0	1	0
10	11	1 1	1	0	0	1	0	0	0
11	00	0 0	0	1	0	0	1	0	1

y_2	y_I	w	Y_2	Y_I
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

В

D

Let's derive the next-state expressions.

Present	Next	state							
state	w = 0	w = 1	Outputs						
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	10	10	0	0	1	0	0	1	0
10	11	1 1	1	0	0	1	0	0	0
11	00	0 0	0	1	0	0	1	0	1

y_2	y_1	w	Y_2	Y_I
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	0
1	0	0	1	1
1	0	1	1	1
1	1	0	0	0
1	1	1	0	0

В


D


Pay attention to the way the columns of the truth table are labeled.

Present	Next	state							
state	w = 0	w = 1	Outputs						
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	10	10	0	0	1	0	0	1	0
10	11	1 1	1	0	0	1	0	0	0
11	00	0 0	0	1	0	0	1	0	1

y_2	y_1	w	Y_2	Y_{I}
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	0
1	0	0	1	1
1	0	1	1	1
1	1	0	0	0
1	1	1	0	0

A B C D







	Present state	Next $w = 0$	$\frac{1}{w} = 1$			(Outputs	3		
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
-									TCJ _{III}	20110
	00 01	00 10	0 1 1 0	$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$	$0 \\ 0$	0	$0 \\ 0$	$0 \\ 0$	0	0
	10	11	1 1	1	0	0	1	0	0	$\begin{array}{c} 0 \\ 0 \end{array}$
	11	00	0 0	0	1	0	0	1	0	1

y_2	y_1	w	Y_2	Y_I
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	0
1	0	0	1	1
1	0	1	1	1
1	1	0	0	0
1	1	1	0	0

A B C D







Present state	Next $w = 0$	$\frac{1}{w} = 1$			(Outputs	S		
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	10	10	0	0	1	0	0	1	0
10	11	1 1	1	0	0	1	0	0	0
11	00	0 0	0	1	0	0	1	0	1

y_2	y_1	w	Y_2	Y_I
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	0
1	0	0	1	1
1	0	1	1	1
1	1	0	0	0
1	1	1	0	0

A B C D






Present	Next	state				Outputs			
state	w = 0	w = 1	Outputs						
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	10	10	0	0	1	0	0	1	0
10	11	1 1	1	0	0	1	0	0	0
11	00	0 0	0	1	0	0	1	0	1

y_2	y_1	w	Y_2	Y_{I}
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	0
1	0	0	1	1
1	0	1	1	1
1	1	0	0	0
1	1	1	0	0


В

C

D



$$Y_1 = w\bar{y}_1 + \bar{y}_1 y_2$$



$$Y_2 = y_1 \bar{y}_2 + \bar{y}_1 y_2$$

Present	Next	state				Outputs			
state	w = 0	w = 1	Outputs						
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	10	10	0	0	1	0	0	1	0
10	11	1 1	1	0	0	1	0	0	0
11	00	0 0	0	1	0	0	1	0	1

y_2	y_1	R1 _{out}	R1 _{in}	R2 _{out}
0	0			
0	1			
1	0			
1	1			

В

D

Let's derive the output expressions

Present state	Next state $w = 0 w = 1$		Outputs						
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00 01 10 11	00 10 11 00	0 1 1 0 1 1 0 0	0 0 1 0	0 0 0 1	0 1 0 0	0 0 1 0	0 0 0 1	0 1 0 0	0 0 0 1

y_2	y_1	R1 _{out}	R1 _{in}	R2 _{out}
0	0			
0	1			
1	0			
1	1			

В

D

Let's derive the output expressions.

We need to derive only these 3 unique ones.

	Present Next state									
	state	w = 0	w = 1	Outputs						
	y_2y_1	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	10	10	$\mid 0 \mid$	0	1	$\mid \mathbf{O} \mid$	0	1	0
C	10	11	1 1	1	0	0	1	0	0	0
D	11	00	0 0	$oxed{0}$	1	0	$oxed{0}$	1	0	1

y_2	<i>y</i> ₁	R1 _{out}	R1 _{in}	$R2_{out}$
0	0	0	0	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

Present	Next	state				044.			
state	w = 0	w = 1			•	Outputs			
y_2y_1	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	10	10	$\mid 0 \mid$	0	1	$\mid 0 \mid$	0	1	0
10	11	1 1	1	0	0	1	0	0	0
11	00	0 0	O	1	O	0	1	0	1


y_2	y_1	R1 _{out}	R1 _{in}	R2 _{out}
0	0	0	0	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

A


В

C


R1_{out} = R2_{in} =
$$\overline{y_1}$$
 y₂
R1_{in} = R3_{out} = Done = y₁ y₂
R2_{out} = R3_{in} = y₁ $\overline{y_2}$





	Present	Next	tstate							
	state	w = 0	w = 1				Outputs			
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
C	10	11	1 1	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1





	Present	Next	state				_			
	state	w = 0	w = 1				Outputs	•		
	<i>y</i> 2 <i>y</i> 1	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
\mathbf{C}	10	11	1 1	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1

















Encoding #2: A=00, B=01, C=11, D=10

(Also Uses Two Flip-Flops)

Present	Next	tstate				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State-Assigned Table

	Present state	Next $w = 0$	w = 1	Outputs						
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
l										
)										

Present	Next	tstate				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State-Assigned Table

Present	Next	state								
state	w = 0	w = 1	Outputs							
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done	
00										
01										
11										
10										

В

Present	Next	tstate				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State-Assigned Table

Present	Next	tstate			4	Outouts				
state	w = 0	w = 1	Outputs							
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done	
00	00	0 1								
01	11	1 1								
11	10	10								
10	00	0 0								

В

Present	Next	tstate				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State-Assigned Table

Present state	Next $w = 0$	w = 1			(Outputs	l.		
State	W = 0	W = 1							
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	11	1 1	0	0	1	0	0	1	0
11	10	10	1	0	0	1	0	0	0
10	00	0 0	0	1	0	0	1	0	1

В

	Present	Next	tstate							
	state	w = 0	w = 1				Outputs	5		
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	11	1 1	0	0	1	0	0	1	0
C	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1

y_2	y_1	w	Y_2	Y_I
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

Let's derive the next-state expressions

Present		state				Outputs	Į.		
state	w = 0	w = 1					,		
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	11	1 1	0	0	1	0	0	1	0
11	10	10	1	0	0	1	0	0	0
10	00	0 0	0	1	0	0	1	0	1


y_2	y_1	w	Y_2	Y_I
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	0


A B C

Present state	Next $w = 0$	$\frac{x \text{ state}}{w = 1}$			(Outputs	,		
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	11	1 1	0	0	1	0	0	1	0
11	10	10	1	0	0	1	0	0	0
10	00	0 0	0	1	0	0	1	0	1

y_2	y_1	w	Y_2	Y_{I}
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	0

A B C D







Present state	w = 0	$\frac{\text{t state}}{w = 1}$		Outputs					
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	11	1 1	0	0	1	0	0	1	0
11	10	10	1	0	0	1	0	0	0
10	00	0 0	0	1	0	0	1	0	1

y_2	y_1	w	Y_2	Y_I
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	0


A B C D






	Present	Next	tstate				_			
	state	w = 0	w = 1			(Outputs	5		
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	11	1 1	0	0	1	0	0	1	0
C	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1

y_2	y_1	w	Y_2	Y_{I}
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	0







Present state	Next $w = 0$	$\frac{\text{state}}{w=1}$			(Outputs	S		
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
00	00	0 1	0	0	0	0	0	0	0
01	11	1 1	0	0	1	0	0	1	0
11	10	10	1	0	0	1	0	0	0
10	00	0 0	0	1	0	0	1	0	1

y_2	y_1	w	Y_2	Y_{I}
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	0

A B C D



$$Y_1 = \overline{wy_2} + y_1\overline{y_2}$$



$$Y_2 = y_1$$

	Present	Next	state				_			
	state	w = 0	w = 1	Outputs						
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	11	1 1	0	0	1	0	0	1	0
C	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1

y_2	y_1	R1 _{out}	R1 _{in}	R2 _{out}
0	0			
0	1			
1	0			
1	1			

Let's derive the output expressions

	Present	Next	state				_				
	state $w = 0$ $w = 1$		w = 1	Outputs							
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done	
A	00	00	0 1	0	0	0	0	0	0	0	
В	01	11	1 1	$\mid 0 \mid$	0	1	$\mid \mathbf{O} \mid$	0	1	0	
\mathbf{C}	11	10	10	1	0	0	1	0	0	0	
D	10	00	0 0	0	1	0	0	1	0	1	

y_2	y_1	R1 _{out}	R1 _{in}	R2 _{out}
0	0			
0	1			
1	0			
1	1			

Let's derive the output expressions

Once again, we only need to derive these three unique ones.

	Present Next s		state							
	state	w = 0	w = 1	Outputs						
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	11	1 1	$\mid 0 \mid$	0	1	$\mid \mathbf{O} \mid$	0	1	0
\mathbf{C}	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1

	y_2	y_1	R1 _{out}	R1 _{in}	$R2_{out}$
A	0	0	0		
В	0	1	0		
D	1	0	0		
C	1	1	1		

Note that C and D are swapped in the truth table due to the new state encoding that was chosen.


	Present Next state					_				
	state	w = 0	w = 1	Outputs						
	<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	11	1 1	$\mid 0 \mid$	$\mid 0 \mid$	1	$\mid 0 \mid$	0	1	0
\mathbf{C}	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1

	y_2	y_1	R1 _{out}	R1 _{in}	$R2_{out}$
A	0	0	0	0	0
В	0	1	0	0	1
D	1	0	0	1	0
C	1	1	1	0	0

	Present	Next	state							
	state	w = 0	w = 1	Outputs						
	y_2y_1	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	00	00	0 1	0	0	0	0	0	0	0
В	01	11	1 1	$\mid 0 \mid$	0	1	$\mid \mathbf{O} \mid$	0	1	0
C	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1


	y_2	y_I	R1 _{out}	R1 _{in}	$R2_{out}$
A	0	0	0	0	0
В	0	1	0	0	1
D	1	0	0	1	0
C	1	1	1	0	0

R1_{out} = R2_{in} = y₁ y₂
R1_{in} = R3_{out} = Done =
$$\overline{y_1}$$
 y₂
R2_{out} = R3_{in} = y₁ $\overline{y_2}$




$$Y_1 = \overline{y_2} + \overline{y_1} \overline{y_2}$$
$$Y_2 = \overline{y_1}$$

R1_{out} = R2_{in} = y₁ y₂
R1_{in} = R3_{out} = Done =
$$\overline{y_1}$$
 y₂
R2_{out} = R3_{in} = y₁ y₂



$$Y_1 = w \overline{y_2} + y_1 \overline{y_2}$$
$$Y_2 = y_1$$


R1_{out} = R2_{in} = y₁ y₂
R1_{in} = R3_{out} = Done =
$$\overline{y_1}$$
 y₂
R2_{out} = R3_{in} = y₁ y₂



$$Y_1 = w \overline{y_2} + y_1 \overline{y_2}$$
$$Y_2 = y_1$$

R1_{out} = R2_{in} =
$$y_1 y_2$$

R1_{in} = R3_{out} = Done = $y_1 y_2$
R2_{out} = R3_{in} = $y_1 y_2$



$$Y_1 = \overline{y_2} + \overline{y_1} \overline{y_2}$$
$$Y_2 = \overline{y_1}$$

R1_{out} = R2_{in} = y₁ y₂
R1_{in} = R3_{out} = Done =
$$\overline{y_1}$$
 y₂
R2_{out} = R3_{in} = y₁ y₂


Encoding #3: A=0001, B=0010, C=0100, D=1000

(One-Hot Encoding – Uses Four Flip-Flops)


One-Hot State Encoding

- So far, we have been encoding states in a way that minimizes the number of flip-flops.
- But sometimes we can decrease the complexity of our logic if we encode states more sparsely.


Encoding for State A




Encoding for State B



Encoding for State C



Encoding for State D



Register Swap Controller

Present	Next	state				Outputs	,		
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

Register Swap Controller

Present	Next	state				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	$R2_{in}$	R3 _{out}	R3 _{in}	Done
A	A	В	0	0	0	0	0	0	0
В	С	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

Let's use four flip-flops and the following one-hot state encoding scheme:

A = 0001

B = 0010

C = 0100

D = 1000

Present	Next	tstate				Outputs	.		
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	$R2_{in}$	R3 _{out}	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State-Assigned Table

Present	Nex	t State	Outputs						
State	w = 0	w = 1	Outputs						
<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done

Present	Next	t state				Outputs	}		
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	$R2_{in}$	R3 _{out}	R3 _{in}	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State-Assigned Table

	Present	Nex	t State							
	State	w = 0	w = 1	Outputs						
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	0 001									
В	0 010									
C	0 100									
D	1 000									

Present	Next	tstate				Outputs	.		
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	$R2_{in}$	R3 _{out}	$R3_{in}$	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State-Assigned Table

	Present	Nex	t State							
	State	w = 0	w = 1	Outputs						
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done
	0 001	0001	0010							
	0 010	0100	0100							
	0 100	1000	1000							
Į	1 000	0001	0001							

В

Present	Next	t state				Outputs	}		
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	$R2_{in}$	R3 _{out}	R3 _{in}	Done
A	A	В	0	0	0	0	0	0	0
В	C	C	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	A	0	1	0	0	1	0	1

State-Assigned Table

Present	Nex	t State	Overtraveta							
State	w = 0	w = 1	Outputs							
<i>y</i> 4 <i>y</i> 3 <i>y</i> 2 <i>y</i> 1	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	$R3_{in}$	Done	
0 001	0001	0010	0	0	0	0	0	0	0	
0 010	0100	0100	0	0	1	0	0	1	0	
0 100	1000	1000	1	0	0	1	0	0	0	
1 000	0001	0001	0	1	0	0	1	0	1	

В

D

	Present	Nex	t State							
	State	w = 0	w = 1	Outputs						
	<i>y</i> 4 <i>y</i> 3 <i>y</i> 2 <i>y</i> 1	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	0 001	0001	0010	0	0	0	0	0	0	0
В	0 010	0100	0100	0	0	1	0	0	1	0
C	0 100	1000	1000	1	0	0	1	0	0	0
D	1 000	0001	0001	0	1	0	0	1	0	1

$$\cdot Y_1(w, y_4, y_3, y_2, y_1)$$

$$\cdot Y_2(w, y_4, y_3, y_2, y_1)$$

$$\cdot Y_3(w, y_4, y_3, y_2, y_1)$$

$$\cdot Y_4(w, y_4, y_3, y_2, y_1)$$

We need to do four 5-variable K-maps!

B

D

	Present	Nex	t State	Outputs							
	State	w = 0	w = 1								
	<i>y</i> 4 <i>y</i> 3 <i>y</i> 2 <i>y</i> 1	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done	
\	0 001	0001	0010	0	0	0	0	0	0	0	
3	0 010	0100	0100	0	0	1	0	0	1	0	
7	0 100	1000	1000	1	0	0	1	0	0	0	
)	1 000	0001	0001	0	1	0	0	1	0	1	

$$Y_1(w, y_4, y_3, y_2, y_1) = wy_1 + y_4$$

$$Y_2(w, y_4, y_3, y_2, y_1) = wy_1$$

$$Y_3(w, y_4, y_3, y_2, y_1) = y_2$$

$$\cdot Y_4(w, y_4, y_3, y_2, y_1) = y_3$$

Or we can be smarter than that ©

	Present	Next State									
	State $w = 0$ $w = 1$ Outputs										
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done	
A	0 001	0001	0010	0	0	0	0	0	0	0	
В	0 010	0100	0100	0	0	1	0	0	1	0	
C	0 100	1000	1000	1	0	0	1	0	0	0	
D	1 000	0001	0001	0	1	0	0	1	0	1	

•
$$Y_1(w, y_4, y_3, y_2, y_1) = wy_1 + y_4$$
 (why?)
• $Y_2(w, y_4, y_3, y_2, y_1) = wy_1$ (why?)
• $Y_3(w, y_4, y_3, y_2, y_1) = y_2$ =1 only in B
• $Y_4(w, y_4, y_3, y_2, y_1) = y_3$ =1 only in C

Or we can be smarter than that ©

	Present	Next State									
	State	w = 0	w = 1	Outputs							
	<i>y</i> 4 <i>y</i> 3 <i>y</i> 2 <i>y</i> 1	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done	
A	0 001	0001	0010	0	0	0	0	0	0	0	
В	0 010	0100	0100	0	0	1	0	0	1	0	
C	0 100	1 000	1 000	1	0	0	1	0	0	0	
D	1 000	0001	0001	0	1	0	0	1	0	1	

Let's Derive the Output Expressions

Present	Nex	t State							
State	w = 0	w = 1	Outputs						
<i>y</i> 4 <i>y</i> 3 <i>y</i> 2 <i>y</i> 1	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
0 001	0001	0010	0	0	0	0	0	0	0
0 010	0100	0100	0	0	1	0	0	1	0
0 100	1000	1000	1	0	0	1	0	0	0
1 000	0001	0001	0	1	0	0	1	0	1

В

Let's Derive the Output Expressions

•R1_{out}(
$$y_4$$
, y_3 , y_2 , y_1)

•R1_{in}
$$(y_4, y_3, y_2, y_1)$$

•R2_{out}
$$(y_4, y_3, y_2, y_1)$$

•R2_{in}
$$(y_4, y_3, y_2, y_1)$$

•R3_{out}(
$$y_4$$
, y_3 , y_2 , y_1)

•R3_{in}
$$(y_4, y_3, y_2, y_1)$$

B

D

We need to do seven 4-variable K-maps!

	Present	Nex	t State								
	State	w = 0	w = 1	Outputs							
	<i>y</i> 4 <i>y</i> 3 <i>y</i> 2 <i>y</i> 1	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done	
\	0 001	0001	0010	0	0	0	0	0	0	0	
3	0 010	0100	0100	0	0	1	0	0	1	0	
7	0 100	1000	1000	1	0	0	1	0	0	0	
)	1 000	0001	0001	0	1	0	0	1	0	1	

Let's Derive the Output Expressions

•R1_{out}(
$$y_4, y_3, y_2, y_1$$
) = y_3

•R1_{in}
$$(y_4, y_3, y_2, y_1) = y_4$$

•R2_{out}(
$$y_4$$
, y_3 , y_2 , y_1) = y_2

$$\cdot R2_{in}(y_4, y_3, y_2, y_1) = y_3$$

•R3_{out}
$$(y_4, y_3, y_2, y_1) = y_4$$

•R3_{in}
$$(y_4, y_3, y_2, y_1) = y_2$$

•Done
$$(y_4, y_3, y_2, y_1) = y_4$$

equal to 1 only in State C

equal to 1 only in State D

equal to 1 only in State B

equal to 1 only in State C


equal to 1 only in State D


equal to 1 only in State B


equal to 1 only in State D


Or we can be smarter than that by exploiting the one-hot encoded property


	Present	Next State		Outputs							
	State	w = 0	w = 1								
	<i>y</i> 4 <i>y</i> 3 <i>y</i> 2 <i>y</i> 1	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done	
A	0 001	0001	0010	0	0	0	0	0	0	0	
В	0 010	0100	0100	0	0	1	0	0	1	0	
C	0 100	1000	1000	1	0	0	1	0	0	0	
D	1 000	0001	0001	0	1	0	0	1	0	1	













Encoding #4: A=0001, B=0010, C=0100, D=1000


(same as before, but shows an alternative implementation with a 4-bit ring counter)


Exploit the Structure of the FSM




[Figure 6.11 from the textbook]











2-to-4 Decoder with Enable Input




2-to-4 Decoder with Enable Input




Switch to 1-based indexing of the outputs

(this is done to be consistent with the previous example)


2-to-4 Decoder with Enable Input




(always enabled in this example)





2-Bit Synchronous Up-Counter (with synchronous clear)




This counter can be cleared only on the positive clock edge.












The Solution for Encoding #3





How Does It Work?





How Does It Work?















































Questions?

THE END