## **1.** Binary Addition and Subtraction (4 x 3pt = 12 points):

Convert the following integers into binary numbers and perform the addition or subtraction using 2's complement if necessary. Write your answers and all intermediary steps to the right of each problem. Use 5-bit numbers for all problems and indicate if any bits need to be ignored.

b) (-2) + (-7)



d) (-4) -(-5) Cpr E 281 HW09 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

2. Adders (4 x 2pt = 8 points). For each sub-problem in question 1, show the values of all input and output pins in the 5-bit adder/subtractor circuit.



3. Number Conversions (20 points)

(a) Convert  $143_{10}$  to binary.

(c) Write down the 32-bit floating point representation (in IEEE 754 format) for 5.5

(d) Convert  $-43_{10}$  to an 8-bit binary number in 2's complement representation.

## 4. Multiplexers and decoder (15 points)

a) Draw the truth table for the function  $f(x, y, z) = \bar{x}yz + x\bar{y}z + xy\bar{z}$ .

b) Implement this function using **only** 2-to-1 multiplexers and no other logic gates. Assume that the signals x, y, and z are available only in their non-inverted form. You can also assume that you have access to the constants 0 and 1. Clearly label all inputs, outputs, and pins.

c) Implement this function using a 3-to-8 decoder (with enable) and any other gates. Clearly label all inputs, outputs, and pins of the decoder.

## 5. Full Adder (15 points)

a) Draw the truth table for a full adder with inputs  $x_i$ ,  $y_i$ , and  $c_i$  and

outputs  $c_{i+1}$  and  $s_i$ . (5p)

b) Implement a full adder with a minimal number of 2-to-1 multiplexers and no other logic gates. Assume that the input signals are available only in their non-inverted form, along with the constants 0 and 1. Clearly label all inputs, outputs, and pins of your circuit. (10p)

## 6. Flip-Flops and Timing Diagrams (15 points)

Complete the timing diagram for the specified flip-flop such that the output Q will be as indicated. Assume that the input signal can change only on the vertical lines. Also, assume that the setup time tsu and the hold time th are each equal to the width of one square.

a) Complete the timing diagram for the D input to a negative-edge triggered D flip-flop.



b) Complete the timing diagram for the T input to a negative-edge triggered T flip-flop.



c) Complete the timing diagram for the J input to a negative-edge triggered JK flip-flop.



Cpr E 281 HW09 ELECTRICAL AND COMPUTER ENGINEERING IOWA STATE UNIVERSITY

7. Register File (15 points). Draw the circuit diagram for a register file with four registers (each of them 3-bits wide). The circuit should have one write port, one read port, and one write enable line. Label all inputs outputs and pins of your circuit. Please use different colors for the wires to separate them by type.