## Registers \& Counters <br> Finish by Nov. 8, 2023

P1. (15 points) Let $A=A_{3} A_{2} A_{1} A_{0}$ and $B=B_{3} B_{2} B_{1} B_{0}$ be two unsigned integers.
a) ( $\mathbf{1 0}$ points)Design and draw a circuit with 5 outputs (called EQ, NEQ, LT, LE, GE) that checks these $A=B, A \neq B, A<B, A \leq B$, and $A \geq B$. An output is 1 if its corresponding condition is true, Otherwise, it is 0 . Clearly label all inputs, outputs, and pins of your circuit.
b) ( $\mathbf{5}$ points) Explain your solution with a couple of sentences.

P2. (10 points): Complete the following table for the shift register shown below. Assume that each row represents one clock cycle.


| Time | In | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{3}$ | $\mathrm{Q}_{4}$ | $\mathrm{Q}_{5}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}=0$ | 0 | 0 | 1 | 0 | 0 | 1 |
| $\mathrm{t}=1$ | 1 |  |  |  |  |  |
| $\mathrm{t}=2$ | 0 |  |  |  |  |  |
| $\mathrm{t}=3$ | 0 |  |  |  |  |  |
| $\mathrm{t}=4$ | 1 |  |  |  |  |  |
| $\mathrm{t}=5$ | 0 |  |  |  |  |  |
| $\mathrm{t}=6$ | 1 | 0 | 1 | 0 | 0 | 1 |

## P3. (10 points)

For each subproblem draw a circuit and prove your solution using Boolean algebra.
a) Implement a 3 -input NAND gate with only 2 -input NAND gates.
b) Implement a 4 -input NOR gate with only 2 -input NOR gates.

## P4. (10 points)

Redraw the circuit from Figure 5.31 in the textbook. Then, explain how this circuit works and draw its characteristic table. Do you agree that it does what the figure caption says?

CprE 281 HW10
ELECTRICAL AND COMPUTER
ENGINEERING
IOWA STATE UNIVERSITY

## Registers \& Counters

Finish by Nov. 8, 2023

P5. ( 15 points) Complete the following circuit diagram to implement a 4-bit register that has both parallel load and shift left/right functionality. The register has two control inputs ( $\mathrm{C}_{1}$ and $\mathrm{C}_{0}$ ), four parallel input lines ( $\mathrm{I}_{3}, \mathrm{I}_{2}, \mathrm{I}_{1}$, and $\mathrm{I}_{0}$ ), and four output lines (Q3, Q2, Q1, and Q0). Depending on the values of $\mathrm{C}_{1}$ and C 0 , the register performs one of the following four operations:

| $C_{1}$ | $C_{0}$ | Operation |
| :---: | :---: | :--- |
| 0 | 0 | Hold the current value (i.e., $Q_{3} Q_{2} Q_{1} Q_{0}$ are not changed) |
| 0 | 1 | Shift left (i.e., new $Q_{3}=Q_{2}$, new $Q_{2}=Q_{1}$, new $Q_{1}=Q_{0}$, new $Q_{0}=I_{0}$ ) |
| 1 | 0 | Shift right (i.e., new $Q_{3}=I_{3}$, new $Q_{2}=Q_{3}$, new $Q_{1}=Q_{2}$, new $Q_{0}=Q_{1}$ ) |
| 1 | 1 | Load new data (i.e., new $Q_{3}=I_{3}$, new $Q_{2}=I_{2}$, new $Q_{1}=I_{1}$, new $\left.Q_{0}=I_{0}\right)$ |

Clearly label all inputs, outputs, and pins.
P6. (10 points)
What is the counting sequence of the following counter?
Assuming that the counter starts from $\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}=000$.


## P7. (20 points)

Draw the following circuits and indicated the counting sequence for each:
a) (5 points) Draw a circuit for a 4-bit asynchronous up-counter using T flip-flops.
b) (5 points) Draw a circuit for a 4-bit synchronous up-counter using T flip-flops.
c) (5 points) Draw a circuit for a 4-bit synchronous up-counter using D flip-flops.
d) (5 points) Draw a circuit for a 4-bit Johnson counter using $\mathbf{T}$ flip-flops.

P8. (10 points)
Figure 5.25 in textbook shows the design of a modulo-6 counter with reset synchronization. Modify the circuit and make it a modulo- 5 counter instead? That is, the counting sequence will be: $0,1,2,3,4,0,1,2,3,4,0,1$, and so on. Explain your solution.

