### Lab 9 Answer Sheet

Name and Std No.:	Lab Section:
Date:	
PRELAB:	
Refer to Chapter 5 in your textbook and the lab inst Please read all the material and complete the circuit lab.	
<b>Q1.</b> Draw the circuit diagram for the SR Latch using N space below.	OR Gates for <b>Section 2.0</b> in the
<b>Q2.</b> Draw the circuit diagram for the $\overline{SR}$ Latch using N space below.	NAND Gates for <b>Section 2.0</b> in the

### Lab 9 Answer Sheet

**Q3.** Draw the circuit diagram for the D Latch using NAND Gates and a NOT gate for **Section 3.0** in the space below.

**Q4.** Draw the circuit diagram for the D Flip-Flop for **Section 4.0** using the D latches you built in the previous step in the space below. The flip-flop should be triggered by the negative edge of the clock.

#### Lab 9 Answer Sheet

**Q5.** Draw the circuit diagram for the Positive-Edge-Triggered D Flip-Flop using NAND gates for **Section 4.0** in the space below.

Prelab	TA Initials:	

#### LAB:

**2.0** Complete the characteristic table for both versions of the SR latch. Do both versions function properly as a latch? \_\_\_\_\_

SR NOR Latch			
S	R	Action	
0	0	Keep State	
0	1	Q =	
1	0	Q =	
1	1	Restricted Combination	

$\overline{SR}$ NAND Latch			
S	R	Action	
0	0		
0	1	Q =	
1	0	Q =	
1	1		

ModelSim results demonstrate a good circuit. TA Initials: NOR\_\_\_\_\_\_ NAND\_\_\_\_\_

#### Lab 9 Answer Sheet

**3.0** Complete the timing diagram below for your Gated D Latch. What is the difference between this gated latch and the previous basic latches?

