

# CprE 281: Digital Logic

#### **Instructor: Alexander Stoytchev**

#### http://www.ece.iastate.edu/~alexs/classes/

# **Logic Gates**

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

## **Administrative Stuff**

- HW1 is out. It is due on Monday Aug 28 @ 10pm.
- Submit it as a PDF upload on Canvas before the deadline.
- You can write the solutions on paper and then scan the pages to make \*\*one\*\* PDF file.
- No late homeworks will be accepted.
- Please write clearly on the first page:
  - your name
  - student ID
  - Iab section number

### Labs Next Week

- Please download and read the lab assignment for next week before you go to your lab section.
- https://www.ece.iastate.edu/~alexs/classes/2023\_Fall\_281/labs/Lab\_01/
- You must print and complete the prelab before you go to the lab.
- The TAs will check your prelab answers at the beginning of the recitation. If you don't have it done you'll lose 20% of the lab grade for that lab.

#### CprE 281: Digital Logic (Fall 2023)

4:25 - 5:15 pm (Mondays, Wednesdays, and Fridays) Hoover Hall, Room 2055 Instructor: <u>Alexander Stoytchev</u>

- <u>Syllabus</u>
- <u>Class Schedule (Tentative)</u>
- Lecture Notes (also in PDF)
- <u>Labs</u>
- <u>Recitations</u>
- Extra Readings
- <u>Verilog Stuff</u>
- <u>Verilog Reference</u>
- <u>i281 CPU</u>
- i281 CPU Simulator

#### CprE 281: Digital Logic (Fall 2023)

4:25 - 5:15 pm (Mondays, Wednesdays, and Fridays) Hoover Hall, Room 2055 Instructor: <u>Alexander Stoytchev</u>

- <u>Syllabus</u>
- <u>Class Schedule (Tentative)</u>
- Lecture Notes (also in PDF)
- Labs
- <u>Recitations</u>
- Extra Readings
- <u>Verilog Stuff</u>
- <u>Verilog Reference</u>
- <u>i281 CPU</u>
- i281 CPU Simulator

#### Index

[ICC	)] <u>Name</u>	Last modified	<u>Size</u>
[PAREN]	[DIR] Parent Direct	<u>ory</u>	_
[DIR]	Lab_01/	2022-06-02 12:35	-
[DIR]	<u>Lab_02/</u>	2022-06-02 12:35	-
[DIR]	Lab_03/	2022-06-02 12:35	-
[DIR]	<u>Lab_04/</u>	2022-06-02 12:35	-
[DIR]	Lab_05/	2022-06-02 12:35	-
[DIR]	<u>Lab_06/</u>	2022-06-02 12:35	-
[DIR]	<u>Lab_07/</u>	2022-06-02 12:35	-
[DIR]	Lab_08/	2022-06-02 12:35	-
[DIR]	Lab_09/	2022-06-02 12:35	-
[DIR]	<u>Lab_10/</u>	2022-06-02 12:35	-
[DIR]	<u>Lab_11/</u>	2022-06-02 12:35	-
[DIR]	Lab_12/	2023-08-24 16:50	-
[DIR]	Lab_13/	2022-11-11 14:46	-
[DIR]	Project-Mini/	2022-06-02 12:35	-
[DIR]	Remote_Acce	ess/ 2022-06-02 12:35	-

## Index

[ICO]	<u>Name</u>	Last modified	<u>Size</u>
[PARENTDIF	R] Parent Directory		_
[]	CPRE281_LAB01(Answer_Sheet).docx	2021-08-27 14:02	26K
[]	CPRE281_LAB01(Answer_Sheet).pdf	2021-08-27 14:03	338K
[]	CPRE281_LAB01.docx	2021-08-27 14:04	1.9M
[]	CPRE281_LAB01.pdf	2021-08-27 14:04	1.4M
[]	lab1.zip	2021-08-27 13:56	5.4M

# Index

[10	CO]	<u>Name</u>		<u>Last modi</u>	<u>fied</u>	<u>Size</u>
[PARE]	NTDIR] Parent I	Directory				_
[]	CPRE2	81_LAB01(Answer_S	Sheet).docx	2021-08-27	14:02	26K
[]	CPRE2	81_LAB01(Answer_	<u>Sheet).pdf</u>	2021-08-27	14:03	338K
[]	CPRE2	81_LAB01.docx		2021-08-27	14:04	1.9M
[]	CPRE2	<u>81_LAB01.pdf</u>		2021-08-27	14:04	1.4M
[]	<u>labi.zip</u>	-		2021-08-27	13:56	5.4M

READ one of these at home. This is the lab assignment.

# Index

[]	C <b>O</b> ]	<u>Name</u>		Last mod	<u>ified</u>	<u>Size</u>
[PARE	NTDIR] Parent I	Directory				_
[]	CPRE28	31_LAB01(Answer	_Sheet).docx	2021-08-27	14:02	26K
[]	CPRE28	<u>31_LAB01(Answer</u>	<u>Sheet).pdf</u>	2021-08-27	14:03	338K
[]	CPRE28	31_LAB01.docx		2021-08-27	14:04	1.9M
[]	CPRE28	31_LAB01.pdf		2021-08-27	14:04	1.4M
[]	<u>lab1.zip</u>			2021-08-27	13:56	5.4M

During the lab next week, download this ZIP file and follow the instructions.

# Index

[ICO]	Name	Last modified	<u>Size</u>
[PARENTD	OIR] Parent Directory		_
[]	CPRE281_LAB01(Answer_Sheet).docx	2021-08-27 14:02	26K
[]	CPRE281_LAB01(Answer_Sheet).pdf	2021-08-27 14:03	338K
[]	CPRE281_LAB01.docx	2021-08-27 14:04	1.9M
[]	CPRE281_LAB01.pdf	2021-08-27 14:04	1.4M
[]	<u>lab1.zip</u>	2021-08-27 13:56	5.4M

Print this file, complete the prelab, and bring it with you to the lab.

# Index

[ICO]	<u>Name</u>	Last modified	<u>Size</u>
[PARENTD	IR1 Parent Directory		_
[]	CPRE281_LAB01(Answer_Sheet).docx	2021-08-27 14:02	26K
[]	CPRE281_LAB01(Answer_Sheet).pdf	2021-08-27 14:03	338K
[]	CPRE281_LAB01.docx	2021-08-27 14:04	1.9M
[]	CPRE281_LAB01.pdf	2021-08-27 14:04	1.4M
[]	<u>lab1.zip</u>	2021-08-27 13:56	5.4M

This is the same, but in Word format.

#### Lab 1 Answer Sheet

Name and Student ID:\_\_\_\_\_ Lab Section: Date: PRELAB: Q1. Fill in the Truth Table below for an AND gate: С Α В 0 0 ....... ..... 0 1 ----..... 1 0 1 1 Q2. What does the .bdf file extension stand for? Q3. What is the name of the FPGA on the DE2-115 board?

TA Initials: \_\_\_\_\_

#### LAB:

2.0 Fill in the Truth Table for *lab1step1*:

Α	В	С
0	0	
0	1	
1	0	
1	1	

This is the prelab for lab #1.

#### Lab 1 Answer Sheet

Quartus Simulation TA Initials: \_\_\_\_\_ Questa ModelSim TA Initials: \_\_\_\_\_

#### 4.0 Fill in the Truth Table for *lab1step2*:

w	X	Y	Z
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Logic Expression:

TA Initials: \_\_\_\_\_

#### 4.0 Fill in the Truth Table for *lab1step3*:

Α	В	С	F

Logic Expression:

TA Initials: \_\_\_\_\_

#### Index

[ICO]	<u>Name</u>	Last modified	<u>Size</u>
[PARENTDI	R] Parent Directory	<u>/</u>	_
[DIR]	Lab_01/	2022-06-02 12:35	-
[DIR]	Lab_02/	2022-06-02 12:35	-
[DIR]	Lab_03/	2022-06-02 12:35	-
[DIR]	<u>Lab_04/</u>	2022-06-02 12:35	-
[DIR]	<u>Lab_05/</u>	2022-06-02 12:35	-
[DIR]	<u>Lab_06/</u>	2022-06-02 12:35	-
[DIR]	<u>Lab_07/</u>	2022-06-02 12:35	-
[DIR]	<u>Lab_08/</u>	2022-06-02 12:35	-
[DIR]	<u>Lab_09/</u>	2022-06-02 12:35	-
[DIR]	<u>Lab_10/</u>	2022-06-02 12:35	-
[DIR]	<u>Lab_11/</u>	2022-06-02 12:35	-
[DIR]	<u>Lab_12/</u>	2023-08-24 16:50	-
[DIR]	<u>Lab_13/</u>	2022-11-11 14:46	-
[DIR]	Project-Mini/	2022-06-02 12:35	-
[DIR]	Remote_Access	2022-06-02 12:35	-

A https://www.ece.iastate.edu/~alexs/classes/2023\_Fall\_281/labs/Remote\_Access/

# Index

[ICO]	<u>Name</u>	Last modified	<u>Size</u>
[PARENTDIR]	Parent Directory		_
[]	CprE_281_Lab_Online_Access.docx	2021-11-18 16:30	58K
[]	CprE_281_Lab_Online_Access.pdf	2021-11-18 16:28	60K

# Lab Safety

This class has a substantial hands-on laboratory section. Students will be using expensive, sensitive, and potentially hazardous equipment. Safety in the lab is a number one priority for students and instructors and to ensure a safe laboratory experience, a brief safety presentation will be given during the first lab session. It is mandatory that all students attend this presentation. Moreover, it is expected that students follow any and all posted safety guidelines. All students must sign the <u>lab safety form</u> (posted in the syllabus).

For reference, a copy of the University Laboratory Safety Manual can be found at:

www.ehs.iastate.edu/sites/default/files/uploads/publications/manuals/labsm.pdf

See also the <u>safety page of the ECpE Department</u>:

http://www.ece.iastate.edu/the-department/safety/

### **A Binary Switch**



(a) Two states of a switch



(b) Symbol for a switch

[Figure 2.1 from the textbook]



(a) Simple connection to a battery

[Figure 2.2a from the textbook]







(b) Using a ground connection as the return path



[Figure 2.3a from the textbook]











[Figure 2.3b from the textbook]









## **An Inverting Circuit**


#### **An Inverting Circuit**



#### **An Inverting Circuit**



#### **The Three Basic Logic Gates**



NOT gate

AND gate

OR gate

#### **Truth Table for NOT**



#### **Truth Table for AND**



#### **Truth Table for OR**





## Truth Tables for AND and OR

$x_1$	$x_2$	$x_1  x_2$	$x_1 + x_2$
$\begin{array}{c} 0 \\ 0 \\ 1 \\ 1 \end{array}$	$egin{array}{c} 0 \\ 1 \\ 0 \\ 1 \end{array}$	0 0 0 1	0 1 1 1

AND OR

#### Logic Gates with n Inputs





AND gate

OR gate

## Truth Table for 3-input AND and OR

$x_1$	$x_2$	$x_3$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$x_1 + x_2 + x_3$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# A series-parallel connection of the switches



# Example of a Logic Circuit Implemented with Logic Gates



# Example of a Logic Circuit Implemented with Logic Gates





[Figure 2.8 from the textbook]



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



<sup>[</sup>Figure 2.10 from the textbook]



<sup>[</sup>Figure 2.10 from the textbook]



<sup>[</sup>Figure 2.10 from the textbook]



<sup>[</sup>Figure 2.10 from the textbook]



<sup>[</sup>Figure 2.10 from the textbook]

# **Timing Diagram**



# **Truth Table for this Logic Circuit**



Truth Table for  $f = \overline{x_1} + x_1 x_2$ 



$x_1$	<i>x</i> <sub>2</sub>	$f(x_1,x_2)$
0	0	1
0	1	1
1	0	0
1	1	1

Truth Table for  $f = \overline{x_1} + x_1 x_2$ 



$x_1$	<i>x</i> <sub>2</sub>	$f(x_1, x_2)$
0	0	1
0	1	1
1	0	0
1	1	1


$x_1$	<i>x</i> <sub>2</sub>	$f(x_1,x_2)$
0	0	1
0	1	1
1	0	0
1	1	1



$x_1$	<i>x</i> <sub>2</sub>	$f(x_1,x_2)$
0	0	1
0	1	1
1	0	0
1	1	1



x	1 x <sub>2</sub>	$f(x_1, x_2)$
0	0 (	1
0	) 1	1
1	0	0
1	1	1
		1



$x_1$	<i>x</i> <sub>2</sub>	$f(x_1,x_2)$
0	0	1
0	1	1
1	0	0
1	1	1

# **Functionally Equivalent Circuits**



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 

[Figure 2.10 from the textbook]

# **Functionally Equivalent Circuits**



(a) Network that implements  $f = \bar{x}_1 + x_1 \cdot x_2$ 



(d) Network that implements  $g = \bar{x}_1 + x_2$ 

#### The XOR Logic Gate



(a) Two switches that control a light

(b) Truth table

[Figure 2.11 from the textbook]

# The XOR Logic Gate



(a) Two switches that control a light

x	у	L
0	0	0
0	1	1
1	0	1
1	1	0

(b) Truth table



(c) Logic network





# **XOR Analysis**



[Figure 2.11c from the textbook]











# **XOR Analysis**



[Figure 2.11c from the textbook]



# **XOR Analysis**



[Figure 2.11c from the textbook]



# **XOR Analysis**



[Figure 2.11c from the textbook]



#### **Truth Table for XOR**



#### **Truth Table for XOR**



The output is 1 only if both inputs are different.





а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

[Figure 2.12 from the textbook]



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



а	b	<u>s</u> 1	<i>s</i> <sub>0</sub>	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



а	b		<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0		0	0
0	1		0	1
1	0		0	1
1	1		1	0



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


0 0 0 0
0 1 0 1
1 0 0 1
1 1 1 0



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

		?	
а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0





а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	

а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



а	b	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

#### The following examples came from this book

#### Click to LOOK INSIDE!







[ Platt 2009 ]



[ Platt 2009 ]

## **Questions?**

# THE END