

# CprE 281: Digital Logic

#### **Instructor: Alexander Stoytchev**

#### http://www.ece.iastate.edu/~alexs/classes/

# **D** Flip-Flops

CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

## **Administrative Stuff**

• Homework 7 is due today

Homework 8 is due on Monday Oct 23 @ 10pm.

## **Quick Review**









The circuit will stay in this state indefinitely.







The circuit will stay in this state indefinitely.

### A Strange Loop



#### This circuit can be in two possible states





### This circuit can be in two possible states



#### used to store a 1

used to store a 0

## This circuit can be in two possible states













## **Basic Latch**







## A memory element with NOR gates



[Figure 5.3 from the textbook]

## **Two Different Ways to Draw the Same Circuit**





[Figure 5.3 & 5.4 from the textbook]

#### **Circuit and Characteristic Table for the Basic Latch**

Note that Q<sub>a</sub> and Q<sub>b</sub> are inverses of each other!





(b) Characteristic table

[Figure 5.4a,b from the textbook]

### **SR Latch: Circuit and Characteristic Table**



	S	R	Q <sub>a</sub>	Q <sub>b</sub>	_
-	0	0	0/1	1/0	(no change)
	0	1	0	1	
	1	0	1	0	
	1	1	0	0	(Undesirable)

(a) Circuit



[Figure 5.4a,b from the textbook]

NOR Gate  $x_1 \longrightarrow \overline{x_1 + x_2}$  NOR Gate Truth table



## **Oscillations and Undesirable States**

- When S=1 and R=1 both outputs of the latch are equal to 0, i.e., Q<sub>a</sub>=0 and Q<sub>b</sub>=0.
- Thus, the two outputs are no longer complements of each other.
- This is undesirable as many of the circuits that we will build later with these latches rely on the assumption that the two outputs are always complements of each other.
- (This is obviously not the case for the basic latch, but we will patch it later to eliminate this problem).

## **Oscillations and Undesirable States**

- An even bigger problem occurs when we transition from S=R=1 to S=R=0.
- When S=R=1 we have Q<sub>a</sub>=Q<sub>b</sub>=0. After the transition to S=R=0, however, we get Q<sub>a</sub>=Q<sub>b</sub>=1, which would immediately cause Q<sub>a</sub>=Q<sub>b</sub>=0, and so on.
- If the gate delays and the wire lengths are identical, then this oscillation will continue forever.
- In practice, the oscillation dies down and the output settles into either Q<sub>a</sub>=1 and Q<sub>b</sub>=0 or Q<sub>a</sub>=0 and Q<sub>b</sub>=1.
- The problem is that we can't predict which one of these two it will settle into.



_	$Q_b$	Qa	R	S	
(no change)	1/0	0/1	0	0	
	1	0	1	0	
	0	1	0	1	
	0	0	1	1	

(a) Circuit







-	$Q_b$	$Q_a$	R	S	
(no change)	1/0	0/1	0	0	
	1	0	1	0	
	0	1	0	1	
	0	0	1	1	

~

(a) Circuit





[Figure 5.4 from the textbook]





S	R	Qa	$Q_b$	_
0	0	0/1	1/0	(no change)
0	1	0	1	
1	0	1	0	
1	1	0	0	







S	R	Qa	$Q_b$	_
0	0	0/1	1/0	(no change)
0	1	0	1	
1	0	1	0	
1	1	0	0	









(b) Characteristic table



(c) Timing diagram



























	$Q_b$	Qa	R	S	
(no change)	1/0	0/1	0	0	
	1	0	1	0	
	0	1	0	1	
	0	0	1	1	

(b) Characteristic table



(c) Timing diagram


_	$Q_b$	Qa	R	S	
(no change)	1/0	0/1	0	0	
	1	0	1	0	
	0	1	0	1	
	0	0	1	1	

(b) Characteristic table



(c) Timing diagram







(b) Characteristic table



For a brief moment the latch goes through the undesirable state  $Q_a=0$  and  $Q_b=0$ .





S R	Qa	$Q_b$	_
0 0	0/1	1/0	(no change)
0 1	0	1	
1 0	1	0	
1 1	0	0	

(b) Characteristic table



But these zeros loop around ...





_	$Q_b$	Qa	R	S
(no change)	1/0	0/1	0	0
	1	0	1	0
	0	1	0	1
	0	0	1	1

(b) Characteristic table



... and set it to  $Q_a=1$  and  $Q_b=0$ .







_	$Q_b$	Qa	R	S
(no change)	1/0	0/1	0	0
	1	0	1	0
	0	1	0	1
	0	0	1	1

(b) Characteristic table



The new values also loop around ...









(b) Characteristic table



... but they leave the outputs the same.



_	$Q_b$	$Q_a$	R	S	_
(no change)	1/0	0/1	0	0	
	1	0	1	0	
	0	1	0	1	
	0	0	1	1	

(a) Circuit











(b) Characteristic table







S	R	Qa	<b>Q</b> <i>b</i>	_
0	0	0/1	1/0	(no change)
0	1	0	1	
1	0	1	0	
1	1	0	0	

(b) Characteristic table



(c) Timing diagram







(b) Characteristic table



(c) Timing diagram







(b) Characteristic table



For a brief moment the latch goes through the undesirable state  $Q_a=0$  and  $Q_b=0$ .







(b) Characteristic table



But these zeros loop around ...



S	R	Q	a	$Q_b$	_
0	0	0/	1	1/0	(no change)
0	1	0		1	
1	0	1		0	
1	1	0		0	

(b) Characteristic table



... and set it to  $Q_a=0$  and  $Q_b=1$ .



_	Q <sub>b</sub>	Qa	R	S
(no change)	1/0	0/1	0	0
	1	0	1	0
	0	1	0	1
	0	0	1	1

(b) Characteristic table



The new values also loop around ...



_	$Q_b$	Qa	R	S
(no change)	1/0	0/1	0	0
	1	0	1	0
	0	1	0	1
	0	0	1	1

(b) Characteristic table



... but they leave the outputs the same.

(c) Timing diagram



_	$Q_b$	$Q_a$	R	S	
(no change)	1/0	0/1	0	0	
	1	0	1	0	
	0	1	0	1	
	0	0	1	1	

(a) Circuit





















(b) Characteristic table



# **Basic Latch with NAND Gates**

## **Circuit for the Basic Latch with NAND Gates**





Notice that in the NAND case the two inputs are swapped and negated.

The labels of the outputs are the same in both cases.



## **Basic Latch** (with NAND Gates)





SR Latch

SR Latch

#### **Circuit and Characteristic Table**





#### NAND Gate Truth table



## Basic Latch (with NOR Gates)



S	R	Qa	$Q_b$	_
0	0	0/1	1/0	(no change)
0	1	0	1	
1	0	1	0	
1	1	0	0	

## **Basic Latch** (with NAND Gates)



S R	Qa	$Q_b$	_
0 0	0/1	1/0	(no change)
0 1	0	1	
1 0	1	0	
1 1	1	1	

## Basic Latch (with NOR Gates)



S	R	Qa	$Q_b$	_	
0	0	0/1	1/0	(no change)	Latch
0	1	0	1		Reset
1	0	1	0		Set
1	1	0	0		Undesirable
1 1	0 1	1 0	0 0		Set Undesirable

## **Basic Latch** (with NAND Gates)



le

## Basic Latch (with NOR Gates)



0/1 1/0 (no change)

 $Q_a Q_b$ 

1

0

0

0

0

S

0

0

1

1

R

0

1

0

1

## **Basic Latch** (with NAND Gates)



The two characteristic tables are the same (except for the last row, which is the undesirable configuration).

Latch

Reset

Undesirable

Set

## **Oscillations and Undesirable States**

 The basic latch with NAND gates also suffers form oscillation problems, similar to the basic latch implemented with NOR gates.

• Try to do this analysis on your own.

# **Gated SR Latch**

## Motivation

- The basic latch changes its state when the input signals change
- It is hard to control when these input signals will change and thus it is hard to know when the latch may change its state.
- We want to have something like an Enable input.
- In this case it is called the "Clock" input because it is desirable for the state changes to be synchronized.



[Figure 5.5a from the textbook]



This is the "gate" of the gated latch



This is the "snake" of the gated latch



The outputs are complements of each other

## Circuit Diagram and Characteristic Table for the Gated SR Latch


## Circuit Diagram and Characteristic Table for the Gated SR Latch



When Clk = 0 this circuit holds the previous output values, regardless of the current inputs S and R because S' and R' are 0.

## Circuit Diagram and Characteristic Table for the Gated SR Latch



When Clk = 1 this circuit behaves like a basic latch.

## Circuit Diagram and Characteristic Table for the Gated SR Latch



When Clk = 1 this circuit behaves like a basic latch. As if this part in gray were not even there.

### Circuit Diagram and Graphical Symbol for the Gated SR Latch



### **Timing Diagram for the Gated SR Latch**



<sup>[</sup>Figure 5.5c from the textbook]





In this case, the "gate" is constructed using NAND gates! Not AND gates.



The "snake" is also constructed with NANDs.



Also, notice that the positions of S and R are now swapped.

S	R	Q	$\overline{Q}$	
0	0	1	1	-
0	1	1	0	
1	0	0	1	
1	1	0/1	1/0	(no change)
<u>)</u>				

Notice that when Clk=1 this turns into the basic latch with NAND gates, i.e., the  $\overline{SR}$  Latch.



When Clk=0 this circuit holds the previous output values.



#### Gated SR latch with NAND gates





#### Gated SR latch with NAND gates



------ S Q ----------- Clk ------ R Q -----

Graphical symbols are the same



#### Gated SR latch with NAND gates



Clk	S	R	Q(t+1)
0	x	x	Q(t) (no change)
1	0	0	Q(t) (no change)
1	0	1	0
1	1	0	1
1	1	1	x (undesirable

Characteristic tables are the same

# **Gated D Latch**

## Motivation

- Dealing with two inputs (S and R) could be messy.
  For example, we may have to reset the latch before some operations in order to store a specific value but the reset may not be necessary depending on the current state of the latch.
- Why not have just one input and call it D.
- The D latch can be constructed using a simple modification of the SR latch.







This is the only new thing here.























## Circuit Diagram and Characteristic Table for the Gated D Latch



#### Note that it is now impossible to have S=R=1.

## Circuit Diagram and Characteristic Table for the Gated D Latch



#### When Clk=1 the output follows the D input. When Clk=0 the output cannot be changed.

# Circuit Diagram and Graphical Symbol for the Gated D Latch



### **Timing Diagram for the Gated D Latch**






<sup>[</sup> Figure 5.7d from the textbook ]





[Figure 5.7d from the textbook]



[Figure 5.7d from the textbook]

## Setup and hold times



Setup time  $(t_{su})$  – the minimum time that the D signal must be stable prior to the negative edge of the Clock signal.

Hold time  $(t_h)$  – the minimum time that the D signal must remain stable after the negative edge of the Clock signal.

# Circuit Diagram for the Gated D Latch (with the latch implemented using NORs)



[https://en.wikibooks.org/wiki/Digital\_Circuits/Latches]

# Circuit Diagram for the Gated D Latch (with the latch implemented using NORs)



[https://en.wikibooks.org/wiki/Digital\_Circuits/Latches]

# Circuit Diagram for the Gated D Latch (with the latch implemented using NORs)



The NOT gate is now in a different place. Also, S and R are swapped.

# Alternative Design for the Gated D Latch

### **Circuit Diagram for the Gated D Latch**



[Figure 5.7a from the textbook]

# Gated D Latch: Alternative Design



[https://en.wikipedia.org/wiki/Flip-flop\_(electronics)]

# **Master-Slave D Flip-Flop**



Latch #1



Latch #2



Latch #2



Latch #1

Latch #2



first "gate"

Latch #1



Latch #1

Latch #2



This is the second "gate"

#### Latch #1

Latch #2



This is the second "snake"

#### Latch #1

Latch #2



This imposes mutual exclusivity: only one gate is open at a time.

#### Latch #1

Latch #2



We need all of this to store only one bit here.

#### Latch #1

Latch #2



This also has the capacity to store one bit, but it is used to update the main output.

#### Latch #1

Latch #2



Only this bit is visible to the user of this circuit.

Latch #1



Master Latch

Slave Latch



Master Latch

Slave Latch





### **Clock is used for the D Flip-Flop**



# Clock is used for the D Flip-Flop, but Clk is used for each D Latch



(This version uses one less NOT gate)

Master Latch

Slave Latch



(This version uses one less NOT gate)

Master Latch

Slave Latch



(This version uses one less NOT gate)

Master Latch

Slave Latch



(This version uses one less NOT gate)

Master Latch

Slave Latch



This uses the fact that Q and Q are inverses of each other.

# **Flip-Flop**



# Latch




Master Latch

Slave Latch



Master Latch

#### Slave Latch





# **Edge-Triggered D Flip-Flops**

#### **Motivation**

In some cases we need to use a memory storage device that can change its state no more than once during each clock cycle.

#### **Master-Slave D Flip-Flop**



(a) Circuit

[Figure 5.9a from the textbook]

#### **Timing Diagram for the Master-Slave D Flip-Flop**



[Figure 5.9a,b from the textbook]

#### **Graphical Symbol for the Master-Slave D Flip-Flop**



[Figure 5.9c from the textbook]

#### **Graphical Symbol for the Master-Slave D Flip-Flop**



#### The > means that this is edge-triggered The small circle means that is is the negative edge

[Figure 5.9c from the textbook]









# D Flip-Flop: A Double Door Analogy

























































#### **Adding the Data Line**




























### Level-Sensitive v.s. Edge-Triggered





# Comparison of level-sensitive and edge-triggered D storage elements

The D Latch is Level-Sensitive (the output mirrors the D input when Clk=1)





# Comparison of level-sensitive and edge-triggered D storage elements

Positive-edge-triggered D Flip-Flop (the output is equal to the value of D right at the positive edge of the clock signal)





# Comparison of level-sensitive and edge-triggered D storage elements

Negative-edge-triggered D Flip-Flop (the output is equal to the value of D right at the negative edge of the clock signal)



## Positive-edge-triggered D flip-flop with Clear and Preset

## Positive-edge-triggered D flip-flop with Clear\_n and Preset\_n

#### Positive-edge-triggered D flip-flop with Synchronous Clear



(c) Adding a synchronous clear

The output Q can be cleared only on the positive clock edge.

#### The Complete Wiring Diagram for a Positive-Edge-Triggered D Flip-Flop



#### Adding an Asynchronous Clear



#### Adding an Asynchronous Preset





#### Positive-Edge-Triggered D Flip-Flop with Asynchronous Clear and Preset





#### Positive-edge-triggered D flip-flop with asynchronous Clear and Preset



(b) Graphical symbol

#### For normal operation both must be set to 1



(b) Graphical symbol

#### A zero on clear\_n drives the output Q to zero



(b) Graphical symbol

#### A zero on preset\_n drives the output Q to one



(b) Graphical symbol

#### The output is indeterminate if both are zero



(b) Graphical symbol

#### The Complete Wiring Diagram for a Positive-Edge-Triggered D Flip-Flop



# The Complete Wiring Diagram for a Negative-Edge-Triggered D Flip-Flop



# The Complete Wiring Diagram for a Negative-Edge-Triggered D Flip-Flop



#### Negative-Edge-Triggered D flip-flop with asynchronous Clear and Preset



(a) Circuit



(b) Graphical symbol





## An alternative D Flip-Flop Design

### A positive-edge-triggered D flip-flop



(a) Circuit

### A positive-edge-triggered D flip-flop



(a) Circuit

(b) Graphical symbol

#### Positive-edge-triggered D flip-flop with asynchronous Clear and Preset



- Basic Latch is a feedback connection of two NOR gates or two NAND gates, which can store one bit of information (it has two outputs but they are inverses of each other). The primary output can be set to 1 using the S input and reset to 0 using the R input.
- Gated Latch is a basic latch that includes input gating with a control input signal. The latch retains its existing state when the control input is equal to 0. Its state may be changed through the S and R inputs when the control signal is equal to 1.

- Two types of gated latches (the control input is the clock):
- Gated SR Latch uses the S and R inputs to set the latch to 1 or reset it to 0.
- **Gated D Latch** uses the D input to force the latch into a state that has the same logic value as the D input.

• Flip-Flop – is a storage element that can have its output state changed only on the edge of the controlling clock signal.

- **Positive-edge triggered** if the state changes when the clock signal goes from 0 to 1.
- **Negative-edge triggered** if the state changes when the clock signal goes from 1 to 0.

Both **latches** and **flip-flops** are storage elements. Each of them can store only one bit of information. However, they use different mechanisms to change the value of that bit.

A **latch** is level-sensitive, whereas a **flip-flop** is edgesensitive. When a latch is enabled it becomes transparent, meaning that its output can be changed immediately given appropriate values of the inputs. And the output can change multiple times while the latch is enabled.

On the other hand, the output of a **flip-flop** changes only on a single type of clock edge (either positive going or negative going edge). The new output depends on the input values at the time of the clock edge.

[http://en.wikipedia.org/wiki/Flip-flop\_(electronics)]

### **Questions?**

### THE END