

CprE 281: Digital Logic

Instructor: Alexander Stoytchev

http://www.ece.iastate.edu/~alexs/classes/

Mealy State Model


CprE 281: Digital Logic Iowa State University, Ames, IA Copyright © Alexander Stoytchev

Administrative Stuff


• Homework 10 is due on Wednesday Nov 8 @ 10 pm

Homework 11 is due on Monday Nov 13 @ 10 pm


The general form of a synchronous sequential circuit



Moore Type



Mealy Type




Sample Problem


Implement a 11 detector. In other words, the output should be equal to 1 if two consecutive 1's have been detected on the input line.

The output should become 1 as soon as the second 1 is detected in the input.


Moore Machine Implementation





ycle:	t_0	t_1	t_2	t ₃	t4	t5	t_6	t_7	t_8	t9	t ₁₀
w:	0	1	0	1	1	0	1	1	1	0	1
z:	0	0	0	0	0	1	0	0	1	1	0





Clockcycle:	t_0	t_1	t_2	t ₃	t_4	t ₅	t_6	t_7	t_8	t9	t ₁₀
Clockcycle: w:	0	1	0	1	1	0	1	1	1	0	1
<i>z</i> :	0	0	0	0	0	1	0	0	1	1	0


















ockcycle:	t_0	t_1	t_2	t ₃	t4	t_5	t_6	t_7	t_8	t9	t ₁₀
<i>w</i> :	0	1	0	1	1	0	1	1	1	0	1
Z	0	0	0	0	0	1	0	0	1	1	0










 $t_{10} \\$



0

Z:


0


0	1	1	0	1	1	1	0	1
0	0	0	1	0	0	1	1	0

 t_{10}

t9


Inferring the States





[Figure 6.8 from the textbook]


The New and Improved Circuit Diagram




[Figure 6.17 from the textbook]


Mealy Machine Implementation


State diagram of an FSM that realizes the task





[Figure 6.23 from the textbook]










































































































Clock cycle:	t ₀	t_1	t_2	t ₃	t4	t5	t ₆	t7	t ₈	t9	t ₁₀
input w:	0	1	0	1	1	0	1	1	1	0	1
Clock cycle: input w: output z:	0	0	0	0	1	0	0	1	1	0	$\overline{\mathbb{O}}$




Now Let's Do the State Table for this FSM



Present	Next	state	Output z			
state	w = 0	w = 1	w = 0	w = 1		
А						
B						

Now Let's Do the State Table for this FSM



Present	Next	state	Output z			
state	w = 0	w = 1	w = 0	<i>w</i> = 1		
А	А	В	0	0		
В	А	В	0	1		

The State Table for this FSM

Present	Next	state	Output z			
state	w = 0	w = 1	w = 0	w = 1		
А	А	В	0	0		
В	A B		0	1		

Let's Do the State-assigned Table

Present	Next	state	Output z		
state	w = 0	w = 0 w = 1		w = 1	
А	А	В	0	0	
B	A B		0	1	

	Present	Next	state	Output		
	state	w = 0	w = 1	w = 0	w = 1	
	у	Y	Y	Z.	Z.	
A	0					
В	1					

Let's Do the State-assigned Table

Present	Next	state	Output z			
state	w = 0	w = 0 w = 1		w = 1		
A	А	В	0	0		
В	A B		0	1		

	Present	Next	state	Output		
	state	w = 0	w = 1	w = 0	w = 1	
	У	Y	Y	Z.	Z	
A	0	0	1	0	0	
В	1	0	1	0	1	

The State-assigned Table

	Present	Next	state	Output			
	state	w = 0	w = 1	w = 0	w = 1		
	у	Y	Y	Z.	Z.		
A	0	0	1	0	0		
В	1	0	1	0	1		

The State-assigned Table

	Present	Next	state	Output			
	state	w = 0	w = 1	w = 0	w = 1		
	У	Y	Y	Z.	Z.		
А	0	0	1	0	0		
В	1	0	1	0	1		

$$Y = D = w$$
 $z = wy$

[Figure 6.25 from the textbook]

The State-assigned Table


	Present	Next	state	Output			
	state	w = 0	w = 1	w = 0	<i>w</i> = 1		
	у	Y	Y	Z.	Z.		
A	0	0	1	0	0		
B	1	0	1	0	1		

Y = D = w z = wy

This assumes D flip-flop

[Figure 6.25 from the textbook]


Circuit Implementation of the FSM



$$Y = D = w$$
 $z = wy$

[Figure 6.26 from the textbook]

Circuit & Timing Diagram




(b) Timing diagram

[Figure 6.26 from the textbook]


What if we wanted the output signal to be delayed by 1 clock cycle?

Circuit Implementation of the Modified FSM



[Figure 6.27a from the textbook]


Circuit Implementation of the Modified FSM



This flip-flop delays the output signal by one clock cycle


[Figure 6.27a from the textbook]

We Have Seen This Diagram Before




[Figure 6.17 from the textbook]

Circuit & Timing Diagram




[[]Figure 6.27 from the textbook]


The general form of a synchronous sequential circuit



Moore Type





Mealy Type




Moore


Mealy







Moore








Mealy



Notice that the output of the Moore machine is delayed by one clock cycle



Notice that the output of the Moore machine is delayed by one clock cycle

Mealy	Clock cycle: input w: output z:	t ₀ 0	t ₁ 1	t ₂ 0	t ₃ 1	t4 1	t ₅ 0	t ₆ 1	t7 1	t ₈ 1	t9 0	t ₁₀ 1
	output _{z:}	0	0	0	0	1	0	0	1	1	0	0


Moore	Clockcycle:	t ₀	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t9	t ₁₀
	input w:	0	1	0	1	1	0	1	1	1	0	1
	output <i>z</i> :	0	0	0	0	0	1	0	0	1	1	0

Questions?

More slides for the State Assignment Problem


Example #2

Register Swap Controller




[Figure 6.10 from the textbook]

Register Swap Controller





Design a Moore machine control circuit for swapping the contents of registers R1 and R2 by using R3 as a temporary.

State Diagram




[Figure 6.11 from the textbook]








These are the original values of the 8-bit registers





For clarity, only inputs that are equal to 1 will be shown.



























State Diagram





[Figure 6.11 from the textbook]


Some Questions

• How many flip-flops are we going to use?


• How many logic expressions do we need to find?







Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А									
В									
C									
D									



Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	A	В	0	0	0	0	0	0	0
B	C	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	А	0	1	0	0	1	0	1

As we saw before, we can expect that some state encodings will be better than others.

We will consider three encoding schemes.

Encoding #1: A=00, B=01, C=10, D=11

(Uses Two Flip-Flops)

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
B	C	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	А	0	1	0	0	1	0	1

State-Assigned Table

	Present		t state			(Outputs	L		
	state	w = 0	w = 1							
	y_2y_1	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А										
В										
С										
D										

[Figure 6.12 & 6.13 from the textbook]

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
В	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	А	0	1	0	0	1	0	1

State Assigned Table

	Present	Next w = 0	t state $w = 1$				Outputs	5		
	state	W = 0	w = 1							
	y_2y_1	Y_2Y_1	Y_2Y_1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00									
В	01									
С	10									
D	11									

[Figure 6.12 & 6.13 from the textbook]

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
B	C	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	А	0	1	0	0	1	0	1

State Assigned Table

	Present	Next	t state							
	state	w = 0	w = 1							
	y_2y_1	$Y_2 Y_1$	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01							
В	01	10	10							
С	10	11	11							
D	11	00	0 0							

[Figure 6.12 & 6.13 from the textbook]

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
В	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	А	0	1	0	0	1	0	1

State Assigned Table

	Present	Next	tstate				Outputo			
	state	w = 0	w = 1				Outputs	•		
	y_2y_1	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
С	10	11	11	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1

[Figure 6.12 & 6.13 from the textbook]

	Present	Next	t state				_			
	state	w = 0	w = 1	1 Outputs						
	y_2y_1	$Y_2 Y_1$	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
С	10	11	11	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1

<i>Y</i> ₂	<i>Y</i> 1	W	<i>Y</i> ₂	Y _I
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

Let's derive the next-state expressions.

	Present	Next	t state				_			
	state	w = 0	w = 1	Outputs						
	y_2y_1	$Y_2 Y_1$	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
С	10	11	11	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1

<i>Y</i> ₂	<i>Y</i> 1	W	<i>Y</i> ₂	Y ₁
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	0
1	0	0	1	1
1	0	1	1	1
1	1	0	0	0
1	1	1	0	0

Pay attention to the way the columns of the truth table are labeled.

	Pres sta	1	W = 0	lext s [.]	tate $w = 1$				Outputs			
	y_2	<i>V</i> ₁	$Y_2 Y_2$	1	$Y_2 Y_1$	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A B C D	00 01 10 11	1)	00 10 11 00		0 1 1 0 1 1 0 0	0 0 1 0	0 0 0 1	0 1 0 0	0 0 1 0	0 0 0 1	0 1 0 0	0 0 0 1
		y1 0 1 1 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	w 0 1 0 1 0 1 0	<i>Y</i> ₂ 0 1 1 1 1 0	Y _I 0 1 0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0	Y_1 w Y_2 w	y_2y_1 0 0 1 y_2y_1 00 0 0		11 10 11 10			
	1	1	1	0	0		1					

	Pres sta		W = 0	lext s [.] 0	tate $w = 1$					Outp	outs			
	y_2	V1	$Y_2 Y$	1	Y_2Y_1	R1 _{out}	R1	in	R2 _{out}	R 2	n	R3 _{out}	R3 _{in}	Done
А	00)	00		01	0	0		0	0		0	0	0
В	0	1	10		10	0	0		1	0		0	1	0
С	1()	11		11	1	0		0	1		0	0	0
D	11	Î	00		0 0	0	1		0	0		1	0	1
	<i>y</i> ₂ 0 0	<i>y</i> ₁ 0 0	w 0 1	<i>Y</i> ₂ 0 0	Y _I 0 1	Y ₁ w	$v_2 v_2 v_1$ 0	00 0 1	01 0 0	11 0 0	10 1 1			
	0	1	0	1	0		1		U	0				
	0	1	1	1	0	Y_2								
	1	0	0	1	1	w w	<i>y</i> ₂ <i>y</i>	1						
	1	0	1	1	1	VV		00	01	11	10	1		
	1	1	0	0	0		0	0	1	0	1			
	1	1	1	0	0		1	0	1	0	1			

	Pres sta	1	W = 0	lext s	tate w = 1				Outputs			
	y_2	V1	$Y_2 Y_2$	1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A B C D	00 01 10 11	1)	00 10 11 00		0 1 1 0 1 1 0 0	0 0 1 0	0 0 0 1	0 1 0 0	0 0 1 0	0 0 0 1	0 1 0 0	0 0 0 1
			00			Y_1		0	0	1	0	1
	y_2	\mathcal{Y}_{I}	w	<i>Y</i> ₂	Y ₁	w	^y 2 ^y 1	01	11 1	0		
	0	0	0	0	0				$\begin{array}{c c} 11 & 1 \\ \hline \end{array}$			
	0	0	1	0	1		0 0	0	0	<u>'</u>		
	0	1	0	1	0		1 1	0	0 (<u>1</u>		
	0	1	1	1	0	V						
	1	0	0	1	1	<i>Y</i> ₂	<i>y</i> ₂ <i>y</i> ₁					
	1	0	1	1	1	W		01	11 10)		
	1	1	0	0	0		0 0	(1)	0 (1			
	1	1	1	0	0		1 0	1	0	IJ		

		sent ite	W = 0	lext s [.] 0	tate w = 1				Outputs			
	<i>Y</i> ₂	V_1	$Y_2 Y_2$	1	$Y_2 Y_1$	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A B C D		1)	00 10 11 00		0 1 1 0 1 1 0 0	0 0 1 0	0 0 0 1	0 1 0 0	0 0 1 0	0 0 0 1	0 1 0 0	0 0 0 1
	$\begin{array}{c} y_2 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \end{array}$	$\begin{array}{c} y_{I} \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \end{array}$	w 0 1 0 1 0	<i>Y</i> ₂ 0 0 1 1	Y _I 0 1 0 0 1 1 1 1 1 1 1	Y ₁ w	$y_{2}y_{1}$ 0 0 0 0 1 1 y_{2}y_{1}	01 0 0	11 1 0 (* 0 (*	2	$Y_1 = w$	$y\bar{y}_1 + \bar{y}_1 y_2$
	1 1 1	0 1 1	1 0 1	1 0 0	1 0 0	W	00 0 0 1 0	01	11 10 0 1 0 1		$Y_2 = y_1$	$1\bar{y}_2 + \bar{y}_1 y_2$

	Present	Next	t state				_			
	state	w = 0	w = 1	Outputs						
	y_2y_1	$Y_2 Y_1$	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
С	10	11	11	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1

<i>Y</i> ₂	<i>Y</i> 1	R1 _{out}	R1 _{in}	R2 _{out}
0	0			
0	1			
1	0			
1	1			

Let's derive the output expressions

	Present	Next	state							
	state	w = 0	w = 1				Outputs			
	y_2y_1	$Y_2 Y_1$	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
С	10	11	11	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1

<i>Y</i> ₂	<i>Y</i> 1	R1 _{out}	R1 _{in}	R2 _{out}
0	0			
0	1			
1	0			
1	1			

Let's derive the output expressions.

We need to derive only these 3 unique ones.

	Present	Next	state							
	state	w = 0	w = 1			(Outputs			
	$\mathcal{Y}_2\mathcal{Y}_1$	$Y_2 Y_1$	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
С	10	11	11	1	0	0	1	0	0	0
D	11	00	0 0	0	1	0	0	1	0	1


<i>Y</i> ₂	<i>Y</i> 1	R1 _{out}	R1 _{in}	R2 _{out}
0	0	0	0	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

	Present	Next	t state				_			
	state	w = 0	w = 1				Outputs			
	$\mathcal{Y}_2\mathcal{Y}_1$	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
С	10	11	11	1	0	0	1	0	0	0
D	11	00	0 0							

<i>Y</i> ₂	<i>Y</i> 1	R1 _{out}	R1 _{in}	R2 _{out}
0	0	0	0	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0


$$R1_{out} = R2_{in} = y_1 y_2$$

 $R2_{out} = R3_{in} = y_1 \overline{y_2}$





	Present state	Next w = 0	x state w = 1	Outputs R1 _{out} R1 _{in} R2 _{out} R2 _{in} R3 _{out} R3 _{in} Done							
	<i>Y</i> 2 <i>Y</i> 1	$Y_2 Y_1$	Y_2Y_1								
	00	00	01	0	0	0	0	0	0	0	
3	01	10	10	0	0	1	0	0	1	0	
7	10	11	11	1	0	0	1	0	0	0	
)	11	00	0 0	0 1 0 0 1 0 1							


A B C D





	Present	Next	t state							
	state	w = 0	w = 1				Outputs			
	<i>Y</i> 2 <i>Y</i> 1	Y_2Y_1	Y_2Y_1	$R1_{out} R1_{in} R2_{out} R2_{in} R3_{out} R3_{in} Don$						
А	00	00	01	0	0	0	0	0	0	0
В	01	10	10	0	0	1	0	0	1	0
С	10	11	11	1	0	0	1	0	0	0
D	11	00	0 0	0 1 0 0 1 0 1						

















Encoding #2: A=00, B=01, C=11, D=10

(Also Uses Two Flip-Flops)

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
В	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	А	0	1	0	0	1	0	1

State-Assigned Table

	Present	Next	t state							
	state	w = 0	w = 1							
	<i>Y</i> 2 <i>Y</i> 1	Y_2Y_1	Y_2Y_1							
A										
В										
С										
D										

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
В	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	А	0	1	0	0	1	0	1

State-Assigned Table

	Present state	Next $w = 0$	t state w = 1			(Outputs	5		
	y_2y_1	$Y_2 Y_1$	$Y_2 Y_1$	$R1_{out}$ $R1_{in}$ $R2_{out}$ $R2_{in}$ $R3_{out}$ $R3_{in}$ Done						
A B C D	00 01 11 10									

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
В	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	А	0	1	0	0	1	0	1

State-Assigned Table

	Present	Next	t state	Outputs						
	state	w = 0	w = 1			(Outputs			
	y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$ $R1_{in}$ $R2_{out}$ $R2_{in}$ $R3_{out}$ $R3_{in}$ Done						Done
A	00	00	01							
В	01	11	11							
С	11	10	10							
D	10	00	0 0							

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
В	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	А	0	1	0	0	1	0	1

State-Assigned Table

	Present state	Next $w = 0$	t state $w = 1$				Outputs	5		
	y_2y_1	Y_2Y_1	$Y_2 Y_1$	$R1_{out} R1_{in} R2_{out} R2_{in} R3_{out} R3_{in} Dot$						Done
A	00	00	01	0	0	0	0	0	0	0
В	01	11	11	0	0	1	0	0	1	0
С	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0 0 1 0 0 1 0 1					1	

	Present	Next	state							
	state	w = 0	w = 1				Outputs			
	y_2y_1	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01	0	0	0	0	0	0	0
В	01	11	11	0	0	1	0	0	1	0
С	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1

<i>Y</i> ₂	<i>Y</i> 1	W	<i>Y</i> ₂	Y ₁
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

Let's derive the next-state expressions

	Present	Next	tstate				_			
	state	w = 0	w = 1				Outputs	•		
	y_2y_1	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01	0	0	0	0	0	0	0
В	01	11	11	0	0	1	0	0	1	0
С	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1

<i>Y</i> ₂	<i>Y</i> 1	W	<i>Y</i> ₂	Y ₁
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	0

		esent ate	w =	Next s	state $w = 1$				Outpu	ıts		
	\mathcal{Y}_{2}	$2\mathcal{Y}_1$	Y_2	1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	0	0	00)	01	0	0	0	0	0	0	0
В	0	1	11		11	0	0	1	0	0	1	0
С	1	1	10)	10	1	0	0	1	0	0	0
D	1	0	00)	0 0	0	1	0	0	1	0	1
	<i>y</i> ₂ 0 0 0	y1 0 0 1	w 0 1 0	Y2 0 0 1	Y1 0 1 1	Y_1	$\begin{array}{c} y_2 y_1 \\ 0 \\ 0 \\ 1 \end{array}$	01	11	10		
	0	1	1	1	1	<i>Y</i> ₂						
	1	0	0	0	0	$-\frac{2}{w}$	y_2y_1					
	1	0	1	0	0		$\overline{}$	01	11	10		
	1	1	0	1	0		0					
	1	1	1	1	0		1					

		esent ate	w =	Next s	state $w = 1$					Out	puts			
	\mathcal{Y}_{2}	$2\mathcal{Y}_1$	Y ₂ Y	7 ₁	$Y_2 Y_1$	R1 _{out}	R	1 _{in}	R2 _{out}	R2	2 _{in}	R3 _{out}	R3 _{in}	Done
Α	0	0	00)	01	0	()	0	()	0	0	0
В	0	1	11		11	0	()	1	()	0	1	0
С	1	1	10)	10	1	()	0]		0	0	0
D	ł –	0	00		0 0	0	1		0	()	1	0	1
	<i>y</i> ₂ 0 0 0	<i>У</i> ₁ 0 0 1 1	w 0 1 0 1	<i>Y</i> ₂ 0 0 1	<i>Y</i> ₁ 0 1 1	Y ₁ w	y ₂ y 0 1	00 0 1	01 1 1	11 0 0	10 0 0			
	1	0	0	0	0	<i>Y</i> ₂	<i>y</i> ₂ <i>y</i>							
	1	0	1	0	0	W		00	01	11	10	l		
	1	1	0	1	0		0	0	1	1	0			
	1	1	1	1	0		1	0	1	1	0			

		esent ate	w =	Next s	state $w = 1$	_			Outputs			
	\mathcal{Y}_{1}^{*}	$2\mathcal{Y}_1$	Y_2	Y_1	$Y_2 Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A B C		00 01 1	00 11 10)	0 1 1 1 1 0	0 0 1	0 0 0	0 1 0	0 0 1	0 0 0	0 1 0	0 0 0
D		0	00)	0 0	0	1	0	0	1	0	1
	<i>y</i> ₂ 0 0 0 0 1	y1 0 1 1 0	w 0 1 0 1 0	Y2 0 1 1 0	Y1 0 1 1 1 0	Y_1 w Y_2 w	y_2y_1 0 0 0 1 1 y_2y_1 00 0 0 0 0 0 0 0 0 0 0 0 0	1	11 10 0 C 0 C			
	1	0	1	0	0					7		
	1	1	0	1	0		0 0	╢╵┼	1 0	4		
	1	1	1	1	0		1 0	1	1 0			

		esent ate	w =	Next s	state $w = 1$	_			Outputs			
	<i>Y</i>	2 Y 1	Y_2	1	$Y_2 Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	C)0	00)	01	0	0	0	0	0	0	0
В)1	11		11	0	0	1	0	0	1	0
С	1	1	10)	10	1	0	0	1	0	0	0
D	1	0	00)	0 0	0	1	0	0	1	0	1
	<i>y</i> ₂ 0 0 0 0 1	y1 0 0 1 1 0	w 0 1 0 1 0 0	<i>Y</i> ₂ 0 0 1 1 0	Y ₁ 0 1 1 1 1 0	Y_1 w Y_2	$\begin{array}{c} y_2 y_1 \\ 0 \\ 0 \\ 1 \\ y_2 y_1 \end{array}$	01	11 10 0 0 0 0 0 0		$Y_1 = w_1$	$\overline{y}_2 + \overline{y}_1 \overline{y}_2$
	1	0	1	0	0	W		01	11 10	-		
	1	1	0	1	0		0 0	1	1 0		$Y_2 = y$	1
	1	1	1	1	0		1 0	1	1 0			-

	Present	Next	state				_			
	state	w = 0	w = 1				Outputs			
	y_2y_1	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01	0	0	0	0	0	0	0
В	01	11	11	0	0	1	0	0	1	0
С	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1

<i>Y</i> ₂	<i>Y</i> 1	R1 _{out}	R1 _{in}	R2 _{out}
0	0			
0	1			
1	0			
1	1			

Let's derive the output expressions

	Present	Next	t state				_			
	state	w = 0	w = 1				Outputs	5		
	y_2y_1	$Y_2 Y_1$	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	00	00	01	0	0	0	0	0	0	0
B	01	11	11	0	0	1	0	0	1	0
С	11	10	10		0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1

<i>Y</i> ₂	<i>Y</i> 1	R1 _{out}	R1 _{in}	R2 _{out}
0	0			
0	1			
1	0			
1	1			

Let's derive the output expressions

Once again, we only need to derive these three unique ones.

	Present	Next								
	state	w = 0	w = 1	Outputs						
	$\mathcal{Y}_2\mathcal{Y}_1$	$Y_2 Y_1$	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	00	00	01	0	0	0	0	0	0	0
В	01	11	11	0	0	1	0	0	1	0
С	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1

	<i>Y</i> ₂	<i>Y</i> 1	R1 _{out}	R1 _{in}	R2 _{out}
A	0	0	0		
В	0	1	0		
D	1	0	0		
С	1	1	1		

Note that C and D are swapped in the truth table due to the new state encoding that was chosen.


	Present Next state									
	state	w = 0	w = 1	Outputs						
	$\mathcal{Y}_2\mathcal{Y}_1$	Y_2Y_1	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	00	00	01	0	0	0	0	0	0	0
В	01	11	11	0	0	1	0	0	1	0
С	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1

	y_2	<i>Y</i> 1	R1 _{out}	R1 _{in}	R2 _{out}
А	0	0	0	0	0
В	0	1	0	0	1
D	1	0	0	1	0
С	1	1	1	0	0

Present Next state										
	state	w = 0	w = 1	Outputs						
	<i>Y</i> 2 <i>Y</i> 1	$Y_2 Y_1$	Y_2Y_1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	00	00	01	0	0	0	0	0	0	0
В	01	11	1 1	0	0	1	0	0	1	0
С	11	10	10	1	0	0	1	0	0	0
D	10	00	0 0	0	1	0	0	1	0	1


	<i>Y</i> ₂	<i>Y</i> 1	R1 _{out}	R1 _{in}	R2 _{out}	
A	0	0	0	0	0	
В	0	1	0	0	1	
D	1	0	0	1	0	
С	1	1	1	0	0	

 $R1_{out} = R2_{in} = y_1 y_2$ $R1_{in} = R3_{out} = Done = \overline{y_1} y_2$ $R2_{out} = R3_{in} = y_1 \overline{y_2}$




 $Y_1 = w \overline{y_2} + y_1 \overline{y_2}$ $Y_2 = y_1$

 $R1_{out} = R2_{in} = y_1 y_2$ $R1_{in} = R3_{out} = Done = \overline{y_1} y_2$ $R2_{out} = R3_{in} = y_1 \overline{y_2}$




 $Y_1 = w \overline{y_2} + y_1 \overline{y_2}$ $Y_2 = y_1$

 $R1_{out} = R2_{in} = y_1 y_2$ $R1_{in} = R3_{out} = Done = \overline{y_1} y_2$ $R2_{out} = R3_{in} = y_1 \overline{y_2}$



 $R1_{out} = R2_{in} = y_1 y_2$ $R1_{in} = R3_{out} = Done = \overline{y_1} y_2$ $R2_{out} = R3_{in} = y_1 \overline{y_2}$

 $Y_1 = w \overline{y_2} + y_1 \overline{y_2}$ $Y_2 = y_1$



 $R1_{out} = R2_{in} = y_1 y_2$ $Y_1 = w \overline{y_2} + y_1 y_2$ $R1_{in} = R3_{out} = Done = y_1 y_2$ $R2_{out} = R3_{in} = y_1 y_2$

 $Y_2 = y_1$


Encoding #3: A=0001, B=0010, C=0100, D=1000

(One-Hot Encoding – Uses Four Flip-Flops)


One-Hot State Encoding

- So far, we have been encoding states in a way that minimizes the number of flip-flops.
- But sometimes we can decrease the complexity of our logic if we encode states more sparsely.


Encoding for State A




Encoding for State B



Encoding for State C



Encoding for State D



Register Swap Controller

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
В	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	А	А	0	1	0	0	1	0	1

Register Swap Controller

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	A	В	0	0	0	0	0	0	0
B	C	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	A	А	0	1	0	0	1	0	1

Let's use four flip-flops and the following one-hot state encoding scheme:

A = 0001 B = 0010 C = 0100D = 1000

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
В	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	А	А	0	1	0	0	1	0	1

State-Assigned Table

	Present State	w = 0	t State w = 1	Outputs						
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4 Y_3 Y_2 Y_1$	$Y_4 Y_3 Y_2 Y_1$	$R1_{out} R1_{in} R2_{out} R2_{in} R3_{out} R3_{in} Done$						Done
A B C D										

[Figure 6.12 & 6.21 from the textbook]

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
B	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	А	А	0	1	0	0	1	0	1

State-Assigned Table

	Present State	Nex $w = 0$	t State w = 1	Outputs						
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4 Y_3 Y_2 Y_1$	$Y_4 Y_3 Y_2 Y_1$	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A B C D	0 001 0 010 0 100 1 000									

[Figure 6.12 & 6.21 from the textbook]

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
B	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	А	А	0	1	0	0	1	0	1

State-Assigned Table

	Present State	Nex $w = 0$	t State w = 1	Outputs						
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4 Y_3 Y_2 Y_1$	$Y_4 Y_3 Y_2 Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	0 001	0001	0010							
B	0 010	0100	0100							
C D	0 100 1 000	1000 0001	1000 0001							

[Figure 6.12 & 6.21 from the textbook]

Present	Next	t state				Outputs			
state	w = 0	w = 1	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	А	В	0	0	0	0	0	0	0
B	С	С	0	0	1	0	0	1	0
C	D	D	1	0	0	1	0	0	0
D	А	А	0	1	0	0	1	0	1

State-Assigned Table

	Present State	$\frac{\text{Nex}}{w = 0}$	t State w = 1	Outputs						
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4 Y_3 Y_2 Y_1$	$Y_4 Y_3 Y_2 Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	0 001	0001	0010	0	0	0	0	0	0	0
В	0 010	0100	0100	0	0	1	0	0	1	0
С	0 100	1000	1000	1	0	0	1	0	0	0
D	1 000	0001	0001	0	1	0	0	1	0	1

[Figure 6.12 & 6.21 from the textbook]

	Present State	Nex $w = 0$	t State w = 1	Outputs						
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4 Y_3 Y_2 Y_1$	$Y_4 Y_3 Y_2 Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
A	0 001	0001	0010	0	0	0	0	0	0	0
В	0 010	0100	0100	0	0	1	0	0	1	0
С	0 100	1000	1000	1	0	0	1	0	0	0
D	1 000	0001	0001	0 1 0 0 1 0 1					1	

- • $Y_1(w, y_4, y_3, y_2, y_1)$
- • $Y_2(w, y_4, y_3, y_2, y_1)$
- • $Y_3(w, y_4, y_3, y_2, y_1)$
- • $Y_4(w, y_4, y_3, y_2, y_1)$

We need to do four 5-variable K-maps!

	Present	Nex	t State	Outputs						
	State	w = 0	w = 1	Outputs						
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4 Y_3 Y_2 Y_1$	$Y_4 Y_3 Y_2 Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
А	0 001	0001	0010	0	0	0	0	0	0	0
В	0 010	0100	0100	0	0	1	0	0	1	0
С	0 100	1000	1000	1	0	0	1	0	0	0
D	1 000	0001	0001	0 1 0 0 1 0 1					1	

• $Y_1(w, y_4, y_3, y_2, y_1) = wy_1 + y_4$ • $Y_2(w, y_4, y_3, y_2, y_1) = wy_1$ • $Y_3(w, y_4, y_3, y_2, y_1) = y_2$ • $Y_4(w, y_4, y_3, y_2, y_1) = y_3$

Or we can be smarter than that $\ensuremath{\textcircled{\sc 0}}$

	Present	Next State									
	State	w = 0	w = 1	Outputs							
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4 Y_3 Y_2 Y_1$	$Y_4 Y_3 Y_2 Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	$R2_{in}$	R3 _{out}	R3 _{in}	Done	
А	0 001	0001	0010	0	0	0	0	0	0	0	
В	0 010	0100	0100	0	0	1	0	0	1	0	
С	0 100	1000	1000	1	0	0	1	0	0	0	
D	1 000	0001	0001	0	1	0	0	1	0	1	

• $Y_1(w, y_4, y_3, y_2, y_1) = wy_1 + y_4$ (why?) • $Y_2(w, y_4, y_3, y_2, y_1) = wy_1$ (why?)

- • $Y_3(W, Y_4, Y_3, Y_2, Y_1) = Y_2 = 1 \text{ only in } B$
- $Y_4(w, y_4, y_3, y_2, y_1) = y_3 = 1$ only in C

Or we can be smarter than that $\ensuremath{\textcircled{\sc only}}$

	Present	Next State									
	State	w = 0	w = 1	Outputs							
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4 Y_3 Y_2 Y_1$	$Y_4 Y_3 Y_2 Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done	
Α	0 001	0001	0010	0	0	0	0	0	0	0	
В	0 010	0100	0100	0	0	1	0	0	1	0	
С	0 100	1 000	1000	1	0	0	1	0	0	0	
D	1 000	0001	0001	0	1	0	0	1	0	1	

Let's Derive the Output Expressions

	Present State	Nex $w = 0$	t State w = 1	Outputs						
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4 Y_3 Y_2 Y_1$	$Y_4 Y_3 Y_2 Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	0 001	0001	0010	0	0	0	0	0	0	0
В	0 010	0100	0100	0	0	1	0	0	1	0
С	0 100	1000	1000	1	0	0	1	0	0	0
D	1 000	0001	0001	0	1	0	0	1	0	1

Let's Derive the Output Expressions

- •R1_{out} (y_4, y_3, y_2, y_1)
- •R1_{in} (y_4 , y_3 , y_2 , y_1)
- •R2_{out} (y_4, y_3, y_2, y_1)
- •R2_{in} (y_4 , y_3 , y_2 , y_1)
- •R3_{out} (y_4, y_3, y_2, y_1)
- •R3_{in} (y_4 , y_3 , y_2 , y_1)
- •Done(y₄, y₃, y₂, y₁)

We need to do seven 4-variable K-maps!

	PresentNext StateState $w = 0$ $w = 1$ Outputs									
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4 Y_3 Y_2 Y_1$	$Y_4 Y_3 Y_2 Y_1$	R1 _{out}	R1 _{in}	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done
Α	0 001	0001	0010	0	0	0	0	0	0	0
В	0 010	0100	0100	0	0	1	0	0	1	0
С	0 100	1000	1000	1	0	0	1	0	0	0
D	1 000	0001	0001	0	1	0	0	1	0	1

Let's Derive the Output Expressions

•R1_{out}
$$(y_4, y_3, y_2, y_1) = y_3$$

- •R1_{in} $(y_4, y_3, y_2, y_1) = y_4$
- •R2_{out} $(y_4, y_3, y_2, y_1) = y_2$
- •R2_{in} $(y_4, y_3, y_2, y_1) = y_3$
- •R3_{out}(y_4 , y_3 , y_2 , y_1) = y_4
- •R3_{in} $(y_4, y_3, y_2, y_1) = y_2$


•Done $(y_4, y_3, y_2, y_1) = y_4$


equal to 1 only in State C equal to 1 only in State D equal to 1 only in State B equal to 1 only in State C equal to 1 only in State D equal to 1 only in State B


equal to 1 only in State D


Or we can be smarter than that by exploiting the one-hot encoded property


	Present	Next State									
	State	w = 0	w = 1	Outputs							
	<i>Y</i> 4 <i>Y</i> 3 <i>Y</i> 2 <i>Y</i> 1	$Y_4 Y_3 Y_2 Y_1$	$Y_4 Y_3 Y_2 Y_1$	R1 _{out}	$R1_{in}$	R2 _{out}	R2 _{in}	R3 _{out}	R3 _{in}	Done	
А	0 001	0001	0010	0	0	0	0	0	0	0	
В	0 010	0100	0100	0	0	1	0	0	1	0	
С	0 100	1000	1000	1	0	0	1	0	0	0	
D	1 000	0001	0001	0	1	0	0	1	0	1	













Encoding #4: A=0001, B=0010, C=0100, D=1000

(same as before, but shows an alternative implementation with a 4-bit ring counter)


Exploit the Structure of the FSM





[Figure 6.11 from the textbook]




[Figure 5.28b from the textbook]








2-to-4 Decoder with Enable Input



[Figure 4.14c from the textbook]


2-to-4 Decoder with Enable Input




Switch to 1-based indexing of the outputs

(this is done to be consistent with the previous example)


2-to-4 Decoder with Enable Input




(always enabled in this example)





2-Bit Synchronous Up-Counter (with synchronous clear)




This counter can be cleared only on the positive clock edge.












The Solution for Encoding #3





How Does It Work?





How Does It Work?















































Questions?

THE END