

Section I. Stratix II GX Device Data Sheet

This section provides designers with the data sheet specifications for Stratix[®] II GX devices. They contain feature definitions of the transceivers, internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power consumption, and ordering information for Stratix II GX devices.

This section includes the following chapters:

- Chapter 1, Introduction
- Chapter 2, Stratix II GX Transceivers
- Chapter 3, Stratix II GX Architecture
- Chapter 4, Stratix II GX Source-Synchronous Signaling with DPA
- Chapter 5, Configuration & Testing
- Chapter 6, DC & Switching Characteristics
- Chapter 7, Reference & Ordering Information

Revision History

The table below shows the revision history for Chapters 1 through 7.

Chapter(s)	Date / Version	Changes Made	Comments
1	June 2006, v1.3	 Updated Table 1–2. 	
	April 2006, v1.2	Updated Table 1–1.Updated Table 1–2.	Updated numbers for receiver channels and user I/O pin counts in Table 1–2.
	February 2006, v1.1	• Updated Table 1–1.	
	October 2005 v1.0	Added chapter to the Stratix II GX Device Handbook.	

Chapter(s)	Date / Version	Changes Made	Comments
2	June 2006, v1.2	 Updated notes 1 and 2 in Figure 2–1. Updated "Byte Serializer" section. Updated Tables 2–4, 2–8, and 2–16. Updated "Programmable Output Driver" section. Updated Figure 2–12. Updated "Programmable Pre-Emphasis" section. Added Table 2–12. Added "Dynamic Reconfiguration" section. Added "Calibration Block" section. Updated "Programmable Equalizer" section, including addition of Figure 2–18. 	Updated input frequency range in Table 2–4.
	April 2006, v1.1	 Updated Figure 2–3. Updated Figure 2–7. Updated Table 2–4. Updated "Transmit Buffer" section. 	Updated input frequency range in Table 2–4.
	October 2005 v1.0	Added chapter to the Stratix II GX Device Handbook.	
3	June 2006, v1.3	 Updated note 2 in Figure 3–41. Updated column title in Table 3–21. 	
	April 2006, v1.2	 Updated note 1 in Table 3–9. Updated note 1 in Figure 3–40. Updated note 2 in Figure 3–41. Updated Table 3–16. Updated Figure 3–56. Updated Tables 3–19 through 3–22. Updated Tables 3–25 and 3–26. Updated "Fast PLL & Channel Layout" section. 	Added 1,152-pin FineLine BGA package information for EP2SGX60 device in Table 3–16.
	December 2005 v1.1	Updated Figure 3-56.	
	October 2005 v1.0	Added chapter to the Stratix II GX Device Handbook.	

Section I–2 Altera Corporation

Chapter(s)	Date / Version	Changes Made	Comments
4	April 2006, v1.1	 Updated Figure 4–1. Updated Table 4–2. Updated Figure 4–11 figure title. 	
	October 2005 v1.0	Added chapter to the <i>Stratix II GX Device Handbook.</i>	
5	October 2005 v1.0	Added chapter to the Stratix II GX Device Handbook.	

Altera Corporation Section I–3

Chapter(s)	Date / Version	Changes Made	Comments
6	June 2006, v4.0	Updated Table 6–5. Updated Table 6–6. Updated all values in Table 6–7. Added Tables 6–8 and 6–9. Added Figures 6–1 through 6–4. Updated Tables 6–85 through 6–96. Added Tables 6–85 through 6–96. Added Table 6–80, Stratix II GX Maximum Output Clock Rate for Dedicated Clock Pins. Updated Table 6–100. In "I/O Timing Measurement Methodology" section, updated Table 6–42. In "Internal Timing Parameters" section, updated Tables 6–43 through 6–48. In "Stratix II GX Clock Timing Parameters" section, updated Tables 6–50 through 6–65. In "IOE Programmable Delay" section, updated Tables 6–71 through 6–74. In "Maximum Input & Output Clock Toggle Rate" section, updated Tables 6–75 through 6–83. In "DCD Measurement Techniques" section, updated Tables 6–85 through 6–92. In "High-Speed I/O Specifications" section, updated Tables 6–94 through 6–96. In "External Memory Interface	Removed rows for V _{ID} , V _{OD} , V _{ICM} , and V _{OCM} from Table 6–5. Updated values for rx, tx, and refclkb in Table 6–6. Removed table containing 1.2-V PCML I/O information. That information is in Table 6–7. Added values to Table 6–100.
		Specifications" section, updated Table 6–100.	

Section I–4 Altera Corporation

Chapter(s)	Date / Version	Changes Made	Comments
6	April 2006, v3.0	 Updated Table 6–3. Updated Table 6–5. Updated Table 6–7. Added Table 6–42. Updated "Internal Timing Parameters" section (Tables 6–43 through 6–48). Updated "Stratix II GX Clock Timing Parameters" section (Tables 6–49 through 6–65). Updated "IOE Programmable Delay" section (Tables 6–67 and 6–68) Updated "I/O Delays" section (Tables 6–71 through 6–74. Updated "Maximum Input & Output Clock Toggle Rate" section. Replaced tables 6-73 and 6-74 with Tables 6–75 through 6–83. Input and output clock rates for row, column, and dedicated clock pins are now in separate tables. 	
	February 2006, v2.1	 Updated Tables 6–4 and 6–5. Updated Tables 6–49 through 6–65 (removed column designations for industrial/commercial and removed industrial numbers). 	
	December 2005, v2.0	Updated timing numbers.	
	October 2005 v1.1	 Updated Table 6–7. Updated Table 6–38. Updated 3.3-V PCML information and notes to Tables 6–73 through 6–76. Minor textual changes throughout the document. 	•
	October 2005 v1.0	Added chapter to the Stratix II GX Device Handbook.	
7	June 2006, v1.1	Updated "Device Pin-Outs" section.Updated Figure 7–1.	
	October 2005 v1.0	Added chapter to the <i>Stratix II GX Device Handbook.</i>	

Altera Corporation Section I–5

Section I–6 Altera Corporation

1. Introduction



SIIGX51001-1.3

The Stratix® II GX family of devices is Altera's third generation of FPGAs to combine high-speed serial transceivers with a scalable, high-performance logic array. Stratix II GX devices include 4 to 20 high-speed transceiver channels, each incorporating clock/data recovery unit (CRU) technology and embedded SERDES capability at data rates of up to 6.375 gigabits per second (Gbps). The transceivers are grouped into four-channel transceiver blocks, and are designed for low power consumption and small die size. The Stratix II GX FPGA technology is built upon the Stratix II architecture, and offers a 1.2-V logic array with unmatched performance, flexibility, and time-to-market capabilities. This scalable, high-performance architecture makes Stratix II GX devices ideal for high-speed backplane interface, chip-to-chip, and communications protocol-bridging applications.

Features

This section lists the Stratix II GX device features.

- Main device features
 - TriMatrixTM memory consisting of three RAM block sizes to implement true dual-port memory and first-in first-out (FIFO) buffers with performance up to 550 MHz
 - Up to 16 global clock networks with up to 32 regional clock networks per device region
 - High-speed DSP blocks provide dedicated implementation of multipliers (at up to 450 MHz), multiply-accumulate functions, and finite impulse response (FIR) filters
 - Up to four enhanced PLLs per device provide spread spectrum, programmable bandwidth, clock switch-over, real-time PLL reconfiguration, and advanced multiplication and phase shifting
 - Support for numerous single-ended and differential I/O standards
 - High-speed source-synchronous differential I/O support on up to 71 channels
 - Support for source-synchronous bus standards, including SPI-4 Phase 2 (POS-PHY Level 4), SFI-4.1, XSBI, UTOPIA IV, NPSI, and CSIX-L1
 - Support for high-speed external memory, including quad data rate (QDR and QDRII) SRAM, double data rate (DDR and DDR2) SDRAM, and single data rate (SDR) SDRAM

- Support for multiple intellectual property megafunctions from Altera® MegaCore® functions and Altera Megafunction Partners Program (AMPPSM) megafunctions
- Support for design security using configuration bitstream encryption
- Support for remote configuration updates

Transceiver block features

- High-speed serial transceiver channels with CDR provide 622-megabits per second (Mbps) to 6.375-Gbps full-duplex transceiver operation per channel
- Devices available with 4, 8, 12, 16, or 20 high-speed serial transceiver channels providing up to 255 Gbps of serial bandwidth (full duplex)
- Dynamic programmable differential output voltage (V_{OD}) and pre-emphasis settings for improved signal integrity
- Support for CDR-based bus standards, including PCI Express, Gigabit Ethernet, SDI, Altera's SerialLite II, XAUI, and CEI (OIF 6G)
- Individual transmitter and receiver channel power-down capability for reduced power consumption during non-operation
- Selectable on-chip termination resistors (100, 120, or 150 Ω) for improved signal integrity on a variety of transmission media
- Programmable transceiver-to-FPGA interface with support for 8-, 10-, 16-, 20-, 32-, and 40-bit wide data transfer
- 1.2- and 1.5-V pseudo current mode logic (PCML) for 622 Mbps to 6.375 Gbps (both AC and DC coupling)
- Receiver indicator for loss of signal
- Built-in self test (BIST)
- Hot socketing feature for hot plug-in or hot swap and power sequencing support without the use of external devices
- Rate matcher, byte-reordering, bit-reordering, pattern detector, and word aligner support programmable patterns
- Dedicated circuitry that is compliant with PIPE, XAUI, and GIGE
- Built-in byte ordering so that a frame or packet always starts in a known byte lane
- Transmitters with two PLL inputs for each transceiver block with independent clock dividers to provide varying clock rates on each of its transmitters
- 8B/10B encoder/decoder performs 8-bit to 10-bit encoding and 10-bit to 8-bit decoding
- Phase compensation FIFO buffer performs clock domain translation between the transceiver block and the logic array
- Receiver FIFO resynchronizes the received data with the local reference clock

Channel aligner compliant with XAUI



Certain transceiver blocks can be bypassed. Refer to the *Stratix II GX Transceivers* chapter in volume 1 of the *Stratix II GX Device Handbook* for more details.

Table 1–1 lists the Stratix II GX device features.

Factors	EP2SG	X30C/D	EP2	EP2SGX60C/D/E			EP2SGX90E/F			
Feature	C	D	C	D	E	E	F	G		
ALMs	13,552			24,17	6	36,	384	53,016		
Equivalent LEs	33,	880		60,44	0	90,	960	132,540		
Transceiver channels	4	8	4	8	12	12	16	20		
Transceiver data rate		Mbps to Gbps		22 Mb 375 G	•		Mbps to Gbps	0.622 Mbps to 6.375 Gbps		
Source-synchronous receive channels (1)	3	31	31	31	42	47	59	73		
Source-synchronous transmit channels	2	29	29	29	42	45	59	71		
M512 RAM blocks (32 × 18 bits)	202		329		488		699			
M4K RAM blocks (128 × 36 bits)	1-	44	255		408		609			
M-RAM blocks (4K × 144 bits)		1	2		4		6			
Total RAM bits	1,36	9,728	2	2,544,1	92	4,520	0,448	6,747,840		
Embedded multipliers (18 × 18)	64					144		19	92	252
DSP blocks	1	6		36		4	.8	63		
PLLs		4	6	6 6 8 8		8				
Maximum user I/O pins	3	361 364 364 534 558 650		734						
Package		780-pin 780 FineLine BGA® FineLin			1,152-pin FineLine BGA	1,152-pin FineLine BGA	1,508-pin FineLine BGA	1,508-pin FineLine BGA		

Note to Table 1–1:

⁽¹⁾ Includes two sets of dual-purpose differential pins that can be used as two additional channels for the differential receiver or differential clock inputs.

Stratix II GX devices are available in space-saving FineLine BGA® packages (refer to Table 1–2). All Stratix II GX devices support vertical migration within the same package. Vertical migration means that designers can migrate to devices whose dedicated pins, configuration pins, and power pins are the same for a given package across device densities. For I/O pin migration across densities, the designer must cross-reference the available I/O pins using the device pin-outs for all planned densities of a given package type to identify which I/O pins are migratable. Table 1–3 lists the Stratix II GX device package sizes.

Table 1–2. Stra	Table 1–2. Stratix II GX Package Options (Pin Counts & Transceiver Channels)											
	Turnershire		nchronous nels	Maximum User I/O Pin Count								
Device	Transceiver Channels	Receive (1)	Transmit	780-Pin FineLine BGA (29 mm)	1,152-Pin FineLine BGA (35 mm)	1,508-Pin FineLine BGA (40 mm)						
EP2SGX30C	4	31	29	361								
EP2SGX60C	4	31	29	364								
EP2SGX30D	8	31	29	361								
EP2SGX60D	8	31	29	364								
EP2SGX60E	12	42	42		534							
EP2SGX90E	12	47	45		558							
EP2SGX90F	16	59	59	650								
EP2SGX130G	20	73	71			734						

Note to Table 1–2:

⁽¹⁾ Includes two differential clock inputs that can also be used as two additional channels for the differential receiver.

Table 1–3. Stratix II GX FineLine BGA Package Sizes									
Dimension	780 Pins	1,152 Pins	1,508 Pins						
Pitch (mm)	1.00	1.00	1.00						
Area (mm²)	841	1,225	1,600						
Length width (mm × mm)	29 × 29	35 × 35	40 × 40						




2. Stratix II GX Transceivers

SIIGX51002-1.2

Introduction

Stratix® II GX devices incorporate dedicated embedded circuitry on the right side of the device, which contains up to 20 high-speed 6.375-Gbps serial transceiver channels. Each Stratix II GX transceiver block contains four full-duplex channels and supporting logic to transmit and receive high-speed serial data streams. The transceivers deliver bidirectional point-to-point data transmissions, with up to 51 Gbps (6.375 Gbps per channel) of full-duplex data transmission per transceiver block. Figure 2–1 shows the function blocks that make up a transceiver channel within the Stratix II GX device.

Figure 2-1. Stratix II GX Transceiver Block Diagram



Notes to Figure 2–1:

- (1) n represents the number of bits in each word that needs to be serialized by the transmitter portion of the PMA or has been deserialized by the receiver portion of the PMA. n = 8, 10, 16, or 20.
- (2) *m* represents the number of bits in the word that passes between the FPGA logic and the PCS portion of the transceiver. *m* = 8, 10, 16, 20, 32, or 40.

Transceivers within each block are independent and have their own set of dividers. Therefore, each transceiver can operate at different frequencies. Each block can select from two reference clocks to provide two clock domains that each transceiver can select from.

There are up to 20 transceiver channels available on a single Stratix II GX device. Table 2–1 shows the number of transceiver channels and their serial bandwidth for each Stratix II GX device.

Table 2–1. Stratix II GX Transceiver Channels									
Device	Number of Transceiver Channels	Serial Bandwidth (Full Duplex)							
EP2SGX30C	4	51 Gbps							
EP2SGX60C	4	51 Gbps							
EP2SGX30D	8	102 Gbps							
EP2SGX60D	8	102 Gbps							
EP2SGX60E	12	153 Gbps							
EP2SGX90E	12	153 Gbps							
EP2SGX90F	16	204 Gbps							
EP2SGX130G	20	255 Gbps							

Figure 2–2 shows the elements of the transceiver block, including the four-transceiver channels, supporting logic, and I/O buffers. Each transceiver channel consists of a receiver and transmitter. The supporting logic contains two transmitter PLLs to generate the high-speed clock(s) used by the four transmitters within that block. Each of the four transmitter channels has its own individual clock divider. The four receiver PLLs within each transceiver block generate four recovered clocks. The FPGA, physical media attachment (PMA), and physical coding sublayer (PCS) contain state machines to manage the following standards:

- PCI Express with PIPE interface
- OIF CEI
- SONET Backplane
- Gigabit Ethernet (GigE)
- XAU
- Basic 3.125G (single-width mode)
- Basic 6.375 G (double-width mode)
- SDI 1.485 Gbps




Figure 2-2. Elements of the Transceiver Block

Each Stratix II GX transceiver channel consists of a transmitter and receiver. The transmitter contains the following:

- Transmitter phase compensation FIFO buffer
- Byte serializer (optional)
- 8B/10B encoder (optional)
- Serializer (parallel to serial converter)
- Two transmitter PLLs
- Transmitter differential output buffer

The receiver contains the following:

- Receiver differential input buffer
- Receiver PLL lock detector, signal detector, and run length checker
- Clock Recovery Unit (CRU)
- Deserializer
- Pattern detector
- Word aligner
- Lane deskew
- Rate matcher (optional)
- 8B/10B decoder (optional)
- Byte deserializer (optional)
- Byte ordering
- Receiver phase compensation FIFO buffer

Designers can preset Stratix II GX transceiver functions using the Quartus $^{\otimes}$ II software. In addition, pre-emphasis, equalization, and differential output voltage (V_{OD}) are dynamically programmable. Each Stratix II GX transceiver channel supports various loopback modes and is

capable of BIST generation and verification. The the alt2gxb megafunction in the Quartus II software provides a step by step menu selection to configure the transceiver.

Figure 2–1 shows the block diagram for the Stratix II GX transceiver channel, and Table 2–2 shows which blocks within the transceiver are enabled when selecting protocol modes. Table 2–2 also shows the implementation of these functions for those standards. Stratix II GX transceivers provide PCS and PMA implementations for protocols such as XAUI and GIGE. The PCS portion of the transceiver consists of the word aligner, lane deskew FIFO buffer, rate matcher FIFO buffer, 8B/10B encoder and decoder, byte serializer and deserializer, byte ordering, and phase compensation FIFO buffers.

Table 2–2. Transceiver Pro	otocol S	upport (F	Part 1 of 2	2)						
Transceiver Protocol Support	Basic (1)	PCI Express	Gigabit Ethernet	XAUI	OIF		ONET Scr Backplan		SD-SDI	HD- SDI
Data rates (Gbps)	0.622 to 6.375	2.5	1.25	3.125	6.250	0.622	2.488	5.00	0.270 (2)	1.485
Channel bonding	×1	×1, ×4, ×8	×1	×4	x1	×1	×1	×1	×1	x1
Possible reference clock (MHz)	62.2 to 622	100	62.5, 125	156.25	156.25, 622.08	62.2, 311.0	77.76, 155.2, 311.04, 622.08	125.00, 156.25, 200.00, 312.50	67.5	74.25
FPGA bus width (bits)	8, 10, 16, 20, 32, 40	8, 16	8	16	16	8	16	16	10	10
Special FPGA/transceiver interface		PIPE- 1.0	GMII Like (3)	XGMII Like (4)						
Dedicated synchronization state machine		✓	✓	✓						
8B/10B encode/decode	✓	✓	~	✓						
Word align	✓	~	~	✓		✓	✓	✓		
Single-bit slip	✓								✓	✓
Rate match	✓	~	~	✓						
Byte serialize/deserialize	✓	~		✓	✓		✓	✓		
Byte re-ordering	✓						✓	✓		
Phase compensation FIFO buffer	✓	✓	✓	✓	✓	>	✓	✓	✓	✓
Dynamic reconfiguration	✓	✓	✓	✓	✓	✓	✓	✓	✓	>

Table 2–2. Transceiver Protocol Support (Part 2 of 2)											
Transceiver Protocol Support		Basic (1)	PCI Express	Gigabit Ethernet	XAUI	XAUI OIF	SDH/SONET Scrambled Backplane			SD-SDI	HD- SDI
Complete solution	IP		√ (5)	√ (5)	✓		✓	✓	✓	√ (5)	√ (5)
	Reference design									✓	✓
	Dedicated development kit		✓							✓	✓
	Generic development kit	✓	✓	✓	✓	~	✓	~	~		
	Characterizatio n	✓	✓	✓	✓	~	✓	~	~	✓	✓

Notes to Table 2–2:

- (1) Refer to Stratix II GX User Guide for mode settings
- (2) Data achieved by oversampling.
- (3) GMII support for Gigabit Ethernet only.
- (4) XGMII has SDR instead of DDR interface.
- (5) MegaCore IP function available.

Each Stratix II GX transceiver channel is also capable of BIST generation and verification in addition to various loopback modes. The PMA portion of the transceiver consists of the serializer and deserializer, the CRU, and the high-speed differential transceiver buffers that contain pre-emphasis, programmable on-chip termination (OCT), programmable voltage output differential ($V_{\rm OD}$), and equalization.

Transmitter Path

This section describes the data path through the Stratix II GX transmitter. The Stratix II GX transmitter contains the following modules:

- Transmitter PLLs
- Transmitter logic array interface
- Transmitter phase compensation FIFO buffer
- Byte serializer
- 8B/10B encoder
- Serializer (parallel to serial converter)
- Transmitter differential output buffer

Stratix II GX Transceiver Clocking

Each Stratix II GX device transceiver block contains two transmitter PLLs and four receiver PLLs. These PLLs can be driven by either of the two reference clocks per transceiver block. These REFCLK signals can drive all

global clocks, transmitter PLL inputs, and all receiver PLL inputs. Subsequently, the transmitter PLL output can only drive global clock lines and the receiver PLL reference clock port.

Figure 2–3 diagrams the inter-transceiver line connections as well as the global clock connections for the EP2SGX130 device.




Figure 2-3. EP2SGX130 Device Inter-Transceiver & Global Clock Connections

Notes to Figure 2–3:

- (1) There are two transmitter PLLs in each transceiver block.
- (2) There are four receiver PLLs in each transceiver block.

The receiver PLL can also drive the regional clocks and regional routing adjacent to the associated transceiver block. Figure 2–4 shows which global clock resource can be used by the recovered clock. Figure 2–5 shows which regional clock resource can be used by the recovered clock.

CLK[15..12] 11 5 GCLK[15..12] Stratix II GX Transceiver Block GCLK[3..0] GCLK[11..8] CLK[3..0] Stratix II GX Transceiver Block GCLK[4..7] 8 12 6 CLK[7..4]

Figure 2–4. Stratix II GX Receiver PLL Recovered Clock to Global Clock Connection Notes (1), (2)

Notes to Figure 2-4:

- CLK# pins are clock pins and the associated number. These are pins for global and regional clocks.
- (2) GCLK# pins are global clock pins.




Figure 2–5. Stratix II GX Receiver PLL Recovered Clock to Regional Clock Connection Notes (1), (2)

Notes to Figure 2–5:

- (1) CLK# pins are clock pins and the associated number. These are pins for global and local clocks.
- (2) RCLK# pins are regional clock pins.

Table 2–3 summarizes the possible clocking connections for the transceivers.

		Destination										
Source	Transmitter PLL	Receiver PLL	Global Clock	Regional Clock	Inter-Transceiver Lines							
REFCLK[10]	✓	✓	✓	✓	✓							
Transmitter PLL		✓	✓	✓								
Receiver PLL			✓	✓								
Global clock	✓	✓										
Local clock	✓	✓										
Inter-transceiver lines	~	~										

Transmitter PLLs


Each transceiver block has two transmitter PLLs which receive two reference clocks, REFCLKO and REFCLK1, to generate timing and the following clocks:

- High-speed clock used by the serializer to transmit the high-speed differential transmitter data
- Low-speed clock to load the parallel transmitter data of the serializer

The serializer uses high-speed clocks, also referred to as parallel in serial out (PISO), to transmit data. The high-speed clock is fed to the local clock generation buffer. The local clock generation buffers divide the high-speed clock on the transmitter to a desired frequency on a per-channel basis. Figure 2–6 is a block diagram of the transmitter clocks.

Low-Speed Clocks

Figure 2–6. Clock Distribution For The Transmitters




The transmitter PLLs in each transceiver block clock the PMA and PCS circuitry in the transmit path. The transmitter PLLs can also be configured to train the receiver PLL's clock. The design can turn the transmitter PLLs in the transceiver block off if the transmit channels are not used. Figure 2–7 is a block diagram of the transmitter PLL.

The transmitter phase/frequency detector references the clock from one of the following sources.

- Reference clocks
- Reference clock from the adjacent transceiver block
- Inter-transceiver block clock lines
- Clocks from the FPGA logic array

Two reference clocks, REFCLK0 and REFCLK1, are available per transceiver block. The inter-transceiver block bus allows multiple transceivers to use the same reference clocks. Each transceiver block has one outgoing reference clock which connects to one inter-transceiver block line. The incoming reference clock can be selected from five inter-transceiver block lines IQ[4..0] and one PLDCLK.

Figure 2-7. Transmitter PLL Block



The transmitter PLLs support data rates up to 6.375 Gbps. The input clock frequency is limited to 622.08 MHz. An optional PLL_LOCKED port is available to indicate whether the transmitter PLL is locked to the reference clock. Both transmitter PLLs have a programmable loop bandwidth parameter that can be set to low, medium, or high. The loop bandwidth parameter can be statically set in the Quartus II software.

Table 2–4 lists the adjustable parameters in the transmitter PLL.

Table 2–4. Transmitter PLLs Specifications			
Parameter	Specifications		
Input reference frequency range	62 MHz to 622.08 MHz		
Data rate support	622 Mbps to 6.375 Gbps		
Multiplication factor (W)	1, 4, 5, 8, 10, 16, 20, 25		
Bandwidth	Low, medium, or high		

Transmitter Phase Compensation FIFO Buffer

The transmitter phase compensation FIFO buffer resides in the transceiver block at the programmable FPGA boundary, and cannot be bypassed. This FIFO buffer compensates for phase differences and clock tree timing skew between the transmitter reference clock (pll inclk)

and the FPGA interface clock (coreclkout). After the transmitter PLL has locked to the frequency and phase of the reference clock, the transmitter FIFO buffer must be reset to initialize the read and write pointers. After FIFO pointer initialization, the PLL must remain phase locked to the reference clock.

Byte Serializer

The FPGA and transceiver block must maintain the same throughput. When the FPGA interface cannot meet the timing margin to support the throughput of the transceiver, then the byte serializer is used on the transmitter and the byte deserializer is used on the receiver.

The byte serializer takes words from the FPGA interface, and converts them into smaller words for use in the transceiver. The transmit data path after the byte serializer is 8, 10, 16, or 20 bits. Refer to Table 2–5 for transmitter byte serializer configuration modes. The byte serializer can be bypassed when the data width is 8, 10, 16, or 20 bits at the FPGA interface.

Table 2–5. Transmitter Byte Serializer Configuration Modes			
Input Data Width	Output Data Width		
16 bits	8 bits		
20 bits	10 bits		
32 bits	16 bits		
40 bits	20 bits		

If the byte serializer is disabled, the FPGA transmit data is passed without data width conversion. If the FPGA transmitter data width is more than 20 bits, the byte serializer must be enabled.

Table 2–6 shows the data path configurations for the Stratix II GX device in single-width and double-width modes.



Refer to the section "8B/10B Encoder" on page 2–16 for a description of the single and double width modes.

Table 2–6. Data Path Configurations Note (1)					
	Single-Width Mode		Double-Width Mode		
Parameter	Without Byte Serialization/ Deserialization	With Byte Serialization/ Deserialization	Without Byte Serialization/ Deserialization	With Byte Serialization/ Deserialization	
Fabric to PCS data path width (bits)	8 or 10	16 or 20	16 or 20	32 or 40	
Fabric f _{MAX} (MHz)	250	156.25 or 200	250	156.25 or 200	
Data rate range (Gbps)	0.622 to 2.5	1.56 to 3.125	3.125 to 5.0	3.125 to 6.375	
PCS to PMA data path width (bits)	8 or 10	8 or 10	16 or 20	16 or 20	
Byte ordering (1)		✓		✓	
Data symbol A (MSB)				✓	
Data symbol B		✓		✓	
Data symbol C			✓	✓	
Data symbol D (LSB)	✓	✓	✓	✓	

Note to Table 2-6:

Transmit State Machine

The transmit state machine operates in either PCI Express mode, XAUI mode, or GIGE mode depending on the protocol used. The state machine is not utilized for certain protocols, such as SONET.

PCI Express Mode

The Stratix II GX transmitter buffer has a built-in receiver detection circuit for use in PIPE mode. This circuit gives the ability to detect if there is a receiver downstream by sending out a pulse on the channel and monitoring the reflection. This mode requires the transmitter buffer to be tri-stated (in electrical idle mode).

⁽¹⁾ Designs can use byte ordering when byte serialization and deserialization are used.

PCI Express Electric Idles (or Individual Transmitter Tri-State)

The Stratix II GX transmitter buffer supports PCI Express electrical idles. This feature is only active in PIPE mode. The tx_forceelecidle port puts the transmitter buffer in electrical idle mode. This port is available in all PCI Express power-down modes and has specific usage in each mode.

GIGE Mode

In GIGE mode, the transmit state machine converts all idle ordered sets (/K28.5/, /Dx.y/) to either /I1/ or /I2/ ordered sets. /I1/ consists of a negative-ending disparity /K28.5/ (denoted by /K28.5/-) followed by a neutral /D5.6/. /I2/ consists of a positive-ending disparity /K28.5/ (denoted by /K28.5/+) and a negative-ending disparity /D16.2/ (denoted by /D16.2/-). The transmit state machines do not convert any of the ordered sets to match /C1/ or /C2/, which are the configuration ordered sets. (/C1/ and /C2/ are defined by (/K28.5/, /D21.5/) and (/K28.5/, /D2.2/), respectively.) Both the /I1/ and /I2/ ordered sets guarantee a negative-ending disparity after each ordered set.

XAUI Mode

The transmit state machine translates the XAUI XGMII code group to the XAUI PCS code group. Table 2–7 shows the code conversion.

Table 2–7. Code Conversion					
XGMII TXC	XGMII TXD	PCS Code-Group	Description		
0	00 through FF	Dxx.y	Normal data		
1	07	K28.0 or K28.3 or K28.5	Idle in I		
1	07	K28.5	Idle in T		
1	9C	K28.4	Sequence		
1	FB	K27.7	Start		
1	FD	K29.7	Terminate		
1	FE	K30.7	Error		
1	See IEEE 802.3 reserved code groups	See IEEE 802.3 reserved code groups	Reserved code groups		
1	Other value	K30.7	Invalid XGMII character		


The XAUI PCS idle code groups, /K28.0/(/R/) and /K28.5/(/K/), are automatically randomized based on a PRBS7 pattern with an $x^7 + x^6 + 1$ polynomial. The /K28.3/(/A/) code group is automatically generated

between 16 and 31 idle code groups. The idle randomization on the /A/, /K/, and /R/ code groups are done automatically by the transmit state machine.

8B/10B Encoder

There are two different modes of operation for 8B/10B encoding. Single-width (8-bit) mode supports natural data rates from 1 Gbps to 3.125 Gbps. Double-width (16-bit cascaded) mode supports data rates above 3.125 Gbps. The encoded data has a maximum run length of five. The 8B/10B encoder can be bypassed. Figure 2–8 diagrams the 10-bit encoding process.

Figure 2-8. 8B/10B Encoding Process



In single-width mode, the 8B10B encoder generates a 10-bit code group from the 8-bit data and 1-bit control identifier. In double-width mode, there are two 8B/10B encoders that are cascaded together and generate a 20-bit (2 \times 10-bit) code group from the 16-bit (2 \times 8-bit) data + 2-bit (2 \times 1-bit) control identifier. Figure 2–9 shows the 20-bit encoding process. The 8B/10B encoder conforms to the IEEE 802.3 1998 edition standards.




Figure 2-9. 16 Bit to 20 Bit Encoding Process

Upon power on or reset, the 8B/10B encoder has a negative disparity which chooses the 10-bit code from the RD- column. However, the running disparity can be changed via the <code>tx_forcedisp</code> and <code>tx_dispval</code> ports.

Serializer (Parallel-to-Serial Converter)

The serializer converts the parallel 8, 10, 16, or 20-bit data into a serial data bit stream, transmitting the LSB first. The serialized data stream is then fed to the high-speed differential transmit buffer. Figure 2–10 is a diagram of the serializer.




Figure 2–10. Serializer Note (1)

Note to Figure 2-10:

(1) This is a 10-bit serializer. The serializer can also convert 8, 16, and 20 bits of data.


Transmit Buffer

The Stratix II GX transceiver buffers support the 1.2- and 1.5-V PCML I/O standard at rates up to 6.375 Gbps. The common mode voltage (V_{CM}) of the output driver is programmable. The following V_{CM} values are available when the buffer is in 1.2- and 1.5-V PCML.

- V_{CM} tri-stated
- $V_{\rm CM} = 0.6 \, {\rm V}$
- $V_{\rm CM} = 0.7 \, {\rm V}$

The output buffer, as shown in Figure 2–11, is directly driven by the high-speed data serializer, and consists of a programmable output driver, a programmable pre-emphasis circuit, a programmable termination, and a programmable $V_{\rm CM}$.

Figure 2–11. Output Buffer



Programmable Output Driver

The programmable output driver can be set to drive out differentially 200 to 1,400 mV. The differential output voltage (V_{OD}) can be changed dynamically, or statically set by using the alt2gxb megafunction or through I/O pins.

The output driver may be programmed with four different differential termination values:

- 100 Ω
- **120 Ω**
- 150 Ω
- External termination

Differential signaling conventions are shown in Figure 2–12. The differential amplitude represents the value of the voltage between the true and complement signals. Peak-to-peak differential voltage is defined as $2\times (V_{HIGH}-V_{LOW})=2\times V_{OD}$. The common mode voltage is the average of V_{HIGH} and V_{LOW} .

Figure 2-12. Differential Signaling Single-Ended Waveform Vhigh True ±V_{OD} Complement V_{low} **Differential Waveform** +400 +V_{OD} 0-V Differential V_{OD} -V_{OD} V_{OD} (Differential) -400 $= V_{high} - V_{low}$

Table 2–8 shows the V_{OD} setting per power supply voltage for each of the on-chip transmitter programmable termination values.

Table 2–8. Programmable V _{0D}							
	V _{od} Differential Peak to Peak						
1.2-V V _{CC}			1.5-V V _{CC}				
100 Ω (mV)	120 Ω (mV)	150 Ω (mV)	100 Ω (mV)	120 Ω (mV)	150 Ω (mV)		
160	192	240	200	240	300		
320	384	480	400	480	600		
480	576	720	600	720	900		
640	768	960	800	960	1,200		
800	960		1,000	1,200			
960			1,200				
			1,400				

Note to Table 2-8:


(1) The numbers in this table are preliminary.

Programmable Pre-Emphasis

The programmable pre-emphasis module controls the output driver to boost the high frequency components, and compensate for losses in the transmission medium, as shown in Figure 2–13. The pre-emphasis is set statically using the alt2gxb megafunction or dynamically using I/O pins. The Stratix II GX device employs a programmable three-tap

pre-emphasis circuit where the first pre-tap provides up to 150% of pre-emphasis and each of the two post-taps can provide up to 500% of pre-emphasis.

Figure 2-13. Pre-Emphasis Signaling




Pre-emphasis percentage is defined as $(V_{MAX}/V_{MIN}-1) \times 100$, where V_{MAX} is the differential emphasized voltage (peak-to-peak) and V_{MIN} is the differential steady-state voltage (peak-to-peak).

Programmable Termination

The programmable termination can be statically set in the Quartus II software. The values are $100 \Omega 120 \Omega 150 \Omega$ and external termination. Figure 2–14 shows the setup for programmable termination.

Figure 2–14. Programmable Transmitter Terminations



Dynamic Reconfiguration

This feature allows you to dynamically reconfigure the PMA portion of the Stratix II GX transceiver. This allows you to quickly optimize the settings for the transceiver's PMA to achieve the intended bit error rate (BER). The dynamic reconfiguration block can dynamically reconfigure the following PMA settings:

- Pre-emphasis settings
- Equalizer settings
- Voltage Output Differential (V_{OD}) settings

The dynamic reconfiguration block requires an input clock between 2.5 MHz and 50 MHz. The clock for the dynamic reconfiguration block is derived from a high speed clock and divided down using a counter.

Receiver Path

This section describes the data path through the Stratix II GX receiver. The Stratix II GX receiver consists of the following blocks:

- Receiver differential input buffer
- Receiver PLL lock detector, signal detector, and run length checker
- Clock/data recovery (CRU) unit
- Deserializer
- Pattern detector
- Word aligner
- Lane deskew
- Rate matcher
- 8B/10B decoder
- Byte deserializer
- Byte ordering
- Receiver phase compensation FIFO buffer


Receiver Input Buffer

The Stratix II GX receiver input buffer supports the 1.2 V and 1.5 V PCML I/O standard at rates up to 6.375 Gbps. LVDS is also supported when AC coupled. The common mode voltage of the receiver input buffer is programmable. The receiver can support Stratix GX-to-Stratix II GX DC coupling, Stratix II GX-to-Stratix GX DC coupling, and Stratix II GX-to-Stratix II GX DC coupling.

The receiver has programmable on-chip 100-, 120-, or 150- Ω differential termination, as shown in Figure 2–15 for different protocols. The receiver's internal termination can be disabled if external terminations and biasing are provided. The receiver and transmitter differential termination resistances can be set independently of each other.

The common mode voltage supports backwards compatibility for Stratix GX DC-coupled applications or for LVDS support. The common mode voltage can also be set to floating internally when the differential signal is DC terminated externally. In this mode, the buffer's common mode voltage range must be set externally between $0.85~\rm V$ to $1.2~\rm V$.


Figure 2-15. Receiver Input Buffer



Programmable Termination

The programmable termination can be statically set in the Quartus II software. Figure 2–16 shows the setup for programmable receiver termination. The termination can be disabled if external termination is provided.

Figure 2–16. Programmable Receiver Termination



If a design uses external termination, then the receiver must be externally terminated and biased between $0.85~\rm V$ and $1.2~\rm V$. Figure 2–17 shows an example of an external termination and biasing circuit.




Figure 2–17. External Termination & Biasing Circuit

Calibration Block

The Stratix II GX device uses the calibration block to calibrate the on-chip termination for the PLLs and their associated output buffers and the terminating resistors on the transceivers. The calibration block counters the effects of process, voltage, and temperature (PVT). The calibration block references a derived voltage across an external reference resistor to calibrate the on-chip termination resistors on the Stratix II GX device. The calibration block can be powered down. However, powering down the calibration block during operations may yield transmit and receive data errors.

Programmable Equalizer

The Stratix II GX receivers provide a programmable receive equalization feature to compensate the effects of channel attenuation for high-speed signaling. PCB traces carrying these high-speed signals have low-pass filter characteristics. The impedance mismatch boundaries can also cause signal degradation. The equalization in the receiver diminishes the lossy attenuation effects of the PCB at high frequencies.

The receiver equalization circuit is comprised of a programmable amplifier. Each stage is a peaking equalizer with a different center frequency and programmable gain. This allows varying amounts of gain to be applied depending on the overall frequency response of the channel loss. Channel loss is defined as the summation of all losses through the

PCB traces, vias, connectors, and cables present in the physical link. Figure 2–18 shows the frequency response for the 16 programmable settings allowed by the Quartus II software for Stratix II GX devices.





Figure 2-18. Frequency Response

Receiver PLL & CRU

Each transceiver block has four receiver PLLs, lock detectors, signal detectors, run length checkers, and CRU units, each of which is dedicated to a receive channel. If the receive channel associated with a particular receiver PLL or CRU is not used, then the receiver PLL and CRU are powered down for the channel. Figure 2–19 is a diagram of the receiver PLL and CRU circuits.

Figure 2-19. Receiver PLL & CRU



The receiver PLLs and CRUs can support frequencies up to 6.375 Gbps. The input clock frequency is limited to a range of 62. to 622.08 MHz if REFCLKO or REFCLK1 is used. An optional RX_PLL_LOCKED port is available to indicate whether the PLL is locked to the reference clock. The receiver PLL has a programmable loop bandwidth which can be set to low, medium, or high. The Quartus II software can statically set the loop bandwidth parameter.

All the parameters listed are programmable in the Quartus II software. The receiver PLL features are:

- Operates from 622 Mbps to 6.375 Gbps.
- Uses a reference clock between 62 MHz to 622.08 MHz.
- Programmable bandwidth settings low, medium, and high.
- Programmable rx_locktorefclk (forces the receiver PLL to lock to reference clock) and rx_locktodata (forces the receiver PLL to lock to data).
- The voltage-controlled oscillator (VCO) operates at half rate and has two modes. These modes are for low or high frequency operation and provide optimized phase-noise performance.
- Dividers are placed after the VCO to extend the data range. Divider settings are 1, 2 and 4.
- Programmable frequency multiplication *W* of 1, 4, 5, 8, 10, 16, 20, and 25. Not all settings are supported for any particular frequencies.
- Two lock indication signals are provided. In PFD mode (lock to reference clock), and PD (lock to data)
- A run length of 80 UI

The CRU has a built-in switchover circuit to select whether the PLL VCO is aligned by the reference clock or the data. The optional port rx_freqlocked monitors when the CRU is in locked to data mode.

In the automatic mode, the CRU PLL must be within the prescribed PPM frequency threshold setting of the CRU reference clock for the CRU to switch from locked to reference to locked to data mode.

The automatic switchover circuit can be overridden by using the optional ports rx_locktorefclk and rx_locktodata. Table 2–9 shows the possible combinations of these two signals.

Table 2–9. Receiver Lock Combinations									
rx_locktodata rx_locktorefclk VCO (Lock to Mode)									
0	0	Auto							
0	1	Reference clock							
1	х	DATA							

If the rx_locktorefclk and rx_locktodata ports are not used, the default is auto mode.

Deserializer (Serial-to-Parallel Converter)

The deserializer converts a serial bitstream into 8, 10, 16, or 20 bits of parallel data. The deserializer receives the least significant bit (LSB) first. Figure 2–20 is a diagram of the deserializer.




Figure 2–20. Deserializer Note (1)

Note to Figure 2-20:

(1) This is a 10-bit deserializer. The deserializer can also convert 8, 16, or 20 bits of data.

Word Aligner

The deserializer block creates 8-, 10-, 16-, or 20-bit parallel data. The deserializer ignores protocol symbol boundaries when converting this data. Therefore, the boundaries of the transferred words are arbitrary. The word aligner aligns the incoming data based on specific byte or word boundaries. The word alignment module is clocked by the local receiver recovered clock during normal operation. All the data and programmed patterns are defined as big-endian (most significant word followed by least significant word). Most-significant-bit-first protocols such as

SONET should reverse the bit order of word align patterns programmed. Table 2–10 shows the functionality overview for the Stratix II GX word aligner.

Table 2–10. Word Aligner Functionality Overview									
Word Aligner Pattern Type	Word Aligner Width (Bits)	Pattern	Disparity						
GIGE state machine	10	K28.5	Both positive and negative						
XAUI state machine	10	K28.5	Both positive and negative						
8B/10B commas	10	/K28.5/ or /K28.1/ or /K28.7/	Both positive and negative						
A1A2	8, 16	A1 followed by A2	Positive only						
A1A1A2A2	8, 16	A1 followed by A1 followed by A2 followed by A2	Positive only						
10-bit basic	10, 20	Any valid 8B/10B character	Both positive and negative						
Single-bit slip	8, 10, 16, 20	N/A	N/A						
20-bit basic	20	Any	Both positive and negative						

This module detects word boundaries for the 8B/10B-based protocols, SONET, 16-bit and 20-bit proprietary protocols. This module is also used to align to specific programmable patterns in PRBS7/23 test mode.

Pattern Detection

The programmable pattern detection logic can be programmed to align word boundaries using a single 7-, 8-, 10-, 16-, or 20-bit pattern, or the A1A1A2A2 pattern. The pattern detector can either do an exact match, or match the exact pattern and the complement of a given pattern. Once the programmed pattern is found, the data stream is aligned to have the pattern on the LSB portion of the data output bus. Table 2–11 shows the search patterns supported by the word aligner.

XAUI, GIGE, and PCI Express standards have embedded state machines for symbol boundary synchronization. These standards use K28.5 as their 10-bit programmed comma pattern. Each of these standards uses different algorithms before signaling symbol boundary acquisition to the FPGA.


Table 2–11. Search Patterns Supported by the Word Alignment									
Alignment Pattern Match (bits)	Word Aligner Data Width								
or Mode Width	8 Bits	10 Bits	16 Bits	20 Bits					
7 bits		✓		✓					
8 bits	✓		✓						
10 bits		✓		✓					
16 bits			✓						
20 bits				✓					
PCI Express		✓							
GIGE		✓							
XAUI		✓							
SONET A1A2	✓		✓						
SONET A1A1A2A2	✓		✓						
Bit slip	✓	✓	✓	✓					

The pattern detection logic searches from the LSB to MSB. If multiple patterns are found within the search window, the pattern in the lower portion of the data stream (corresponding to the pattern received earlier in time) is aligned, and the rest of the matching patterns are ignored.

Once a pattern is detected and the data bus is aligned, the word boundary is locked. The two detection status signals (rx_syncstatus and rx_patterndetect) indicate that an alignment is complete.

Figure 2–21 is a block diagram of the word aligner.

Figure 2-21. Word Aligner



Control & Status Signals

The rx_enapatternalign signal is the FPGA control signal that enables word alignment in non-automatic modes. The rx_enapatternalign signal is not used in automatic modes (PCI Express, XAUI, and GIGE).

In manual alignment mode, after the rx_enapatternalign signal is activated, the rx_syncstatus signal goes high for one parallel clock cycle to indicate that the alignment pattern has been detected and the word boundary has been locked. If the ena_patternalign is deactivated, the rx_syncstatus signal acts as a re-synchronization signal to signify that the alignment pattern has been detected but not locked on a different word boundary.

When using the synchronization state machine, the rx_syncstatus signal indicates the link status. If the rx_syncstatus signal is high, link synchronization is achieved. If the rx_syncstatus signal is low, synchronization has not yet been achieved, or there were enough code group errors to lose synchronization.

The word aligner automatically begins searching for the correct pattern match to re-acquire symbol lock.

In non-automatic (user controlled) modes, the rx_enapatternalign signal can be configured to operate as a rising edge or as a high-level enable signal.

After the rx_enapatternalign signal is activated, the programmed pattern is examined from the LSB to MSB. Once a pattern is detected, the word aligner output bus is aligned and the word boundary is locked.

When the rx_enapatternalign signal is sensitive to the rising edge, each rising edge triggers a new boundary alignment search, clearing the rx syncstatus signal. When the rx enapatternalign signal is a

level-sensitive control signal, new boundaries are always searched and adjusted to the word aligner boundary as long as the rx_enapatternalign signal remains high. To lock a boundary, the rx_enapatternalign signal must go low.

The rx_patterndetect signal pulses high during a new alignment, and also whenever the alignment pattern occurs on the current word boundary.

SONET Backplane

A1A2 or A1A1A2A2 pattern detection is supported for 8- and 16-bit data widths and is used for SONET backplane. Once the pattern is found, the word boundary is aligned, both the rx_syncstatus and rx_patterndetect signals are asserted for one clock cycle.

Asynchronous Flags

The word aligner provides asynchronous A1 / K1, and A2 / K2 detection. A1/K1 share a FPGA output signal. A2/K2 also share an FPGA output signal.

The A1/A2/K1/K2 detection is based on the word alignment output. A1 and A2 are SONET alignment bytes. K1 and K2 are the upper 10 bits and lower 10 bits of a user-programmed pattern. K2 is only used if the data bus is 20 bits.

Programmable Run Length Violation

The word aligner supports a programmable run length violation counter. Whenever the number of the continuous '0' (or '1') exceeds a user programmable value, the rx_rlv signal goes high for a minimum pulse width of two recovered clock cycles. The maximum run values supported are shown in Table 2–12.

Table 2–12. Maximum Run Values								
Maximum Run Length (UI)								
	8 Bit 10 Bit 16 Bit							
Single width	128	160	128	160				
Double width	-	-	512	640				

Running Disparity Check

The running disparity error rx_disperr and running disparity value rx_runningdisp are sent along with aligned data from the 8B/10B decoder to the FPGA. Users can ignore or act on the reported running disparity value and running disparity error signals.

Bit-Slip Mode

The word aligner can operate in either pattern detection mode or in bitslip mode.

The bit-slip mode provides the user the option to manually shift the word boundary through the FPGA. This feature is useful for:

- Longer synchronization patterns than the pattern detector can accommodate
- Scrambled data stream
- Input stream consists of over-sampled data

This feature can be applied at 8-, 10-, 16-, and 20-bit data widths.

The word aligner outputs a word boundary as it is received from the analog receiver after reset. The user can examine the word and search its boundary in the FPGA. To do so, the user asserts the rx_bitslip signal. The rx_bitslip signal should be toggled and held constant for at least two FPGA clock cycles.

For every rising edge of the rx_bitslip signal, the current word boundary is slipped by 1 bit. Every time a bit is slipped, the bit received earliest is lost. If bit slipping shifts a complete round of bus width, the word boundary is back to the original boundary.

The rx_syncstatus signal is not valid in bit-slipping mode.

SONET STS-3, STS-12, STS-48 & STM16 Mode

In protocols below 622 Mbps, over-sampling is enabled. The over-sampling occurs within the FPGA fabric using a soft IP core in series with the framer/de-framer blocks. The over-sampling is needed when supporting STS-3 because the data rate is 155 Mbps.

The word aligner provides A1, A2, K1, and K2 detection. The A1/A2/K1/K2 detection is based on the word alignment output. A1 and A2 are SONET and SDH alignment bytes, and are only used when the data width is 16-bits. K1 and K2 are the upper 10 bits and lower 10 bits of a user-programmed pattern, and are only used if the data bus is 20 bits.

A1A1A2A2 pattern detection is supported for the 16-bit data width and is used for SONET A1A2 detection. Once the pattern is found, the word boundary is aligned, and the rx_syncstatus and rx patterndetect signals are asserted for one clock cycle.

Channel Aligner

The channel aligner is available only in XAUI mode, and aligns the signals of all four channels within a transceiver. The channel aligner follows the IEEE 802.3ae, clause 48 specification for channel bonding.

The channel aligner is a 16-word FIFO buffer with a state machine controlling the channel bonding process. The state machine looks for an /A/(K28.3/) in each channel, and aligns all the /A/ code groups in the transceiver. When four columns of /A/ (denoted by //A//) are detected, the <code>rx_channelaligned</code> signal goes high, signifying that all the channels in the transceiver have been aligned. The reception of four consecutive misaligned /A/ code groups restarts the channel alignment sequence, and sends the <code>rx_channelaligned</code> signal low.

Figure 2–22 shows misaligned channels before the channel aligner and the aligned channels after the channel aligner.





Figure 2-22. Before & After the Channel Aligner

Rate Matcher

The rate matcher is available in Basic, PCI Express, XAUI, and GIGE modes and consists of a 20-word deep FIFO buffer and a FIFO controller. The rate matcher is bypassed when the device is not in double-width, PCI Express, XAUI or GIGE mode. Figure 2–23 shows the implementation of the rate matcher in the Stratix II GX device.

Figure 2-23. Rate Matcher



In a multi-crystal environment, the rate matcher compensates for up to a ± 300 -ppm difference between the source and receiver clocks. Table 2–13 shows the standards supported and the ppm for the rate matcher tolerance.

Table 2–13. Rate Matcher PPM Support Note (1)						
Standard	PPM					
XAUI	±100					
PCI Express (PIPE)	±300					
GIGE	±100					
Basic Double-Width	±300					

Note to Table 2-13:

(1) Refer to the Stratix II GX Transceiver User Guide for the Altera defined scheme.

GIGE Mode

In the GIGE mode, the rate matcher adheres to the specifications in clause 36 of the IEEE 802.3 documentation, for idle additions or removals. The rate matcher performs clock compensation only on /I2/ ordered sets, composed of a /K28.5/+ followed by a /D16.2/-. The rate matcher does not perform clock compensation on any other ordered set combinations. An /I2/ is added or deleted automatically based on the number of words in the FIFO buffer. A K28.4 is given at the control and data ports when the FIFO buffer is in an overflow or underflow condition.

XAUI Mode

In XAUI mode, the rate matcher adheres to clause 48 of the IEEE 802.3ae specification for clock rate compensation. The rate matcher performs clock compensation on columns of /R/(/K28.0/), denoted by //R//. An //R// is added or deleted automatically based on the number of words in the FIFO buffer.

PCI Express Mode


PCI Express operates at a data rate of 2.5 Gbps, and supports lane widths of $\times 1$, $\times 2$, $\times 4$, $\times 8$. The rate matcher can support up to ± 300 -ppm differences between the upstream transmitter and the receiver. The rate matcher looks for the skip ordered sets (SOS), which usually consist of a /K28.5/ comma followed by three /K28.0/ skip characters. The rate matcher deletes or inserts skip characters when necessary to prevent the rate matching FIFO buffer from overflowing or underflowing.

The Stratix II GX rate matcher in PCI Express mode has FIFO overflow and underflow protection. In the event of a FIFO overflow, the rate matcher deletes any data after the overflow condition to prevent FIFO pointer corruption until the rate matcher is not full. In an underflow condition, the rate matcher inserts 9'h1FE (/K30.7/) until the FIFO is not empty. These measures ensure that the FIFO can gracefully exit the overflow and underflow condition without requiring a FIFO reset.

8B/10B Decoder


The 8B/10B decoder (Figure 2–24) is part of the Stratix II GX transceiver digital blocks (PCS) and lies in the receiver path between the rate matcher and the byte deserializer blocks. The 8B/10B decoder operates in single-width and double-width modes, and can be bypassed if the 8B/10B decoding is not necessary. In single-width mode, the 8B/10B decoder restores the 8-bit data + 1-bit control identifier from the 10-bit code. In double-width mode, there are two 8B/10B decoders in parallel, which restores the 16-bit (2 × 8-bit) data + 2-bit (2 × 1-bit) control identifier from the 20-bit (2 × 10-bit) code. This 8B/10B decoder conforms to the IEEE $802.3\,1998$ edition standards.

Figure 2-24. 8B/10B Decoder



The 8B/10B decoder in single-width mode translates the 10-bit encoded data into the 8-bit equivalent data or control code. The 10-bit code received must be from the supported Dx.y or Kx.y list with the proper disparity or error flags asserted. All 8B/10B control signals, such as disparity error or control detect, are pipelined with the data and edgealigned with the data. Figure 2–25 shows how the 10-bit symbol is decoded in the 8-bit data + 1-bit control indicator.


Figure 2-25. 8B/10B Decoder Conversion



The 8B/10B decoder in double-width mode translates the 20-bit (2 × 10-bits) encode code into the 16-bit (2 × 8-bits) equivalent data or control code. The 20-bit upper and lower symbols received must be from the supported Dx.y or Kx.y list with the proper disparity or error flags are asserted. All 8B/10B control signals, such as disparity error or control

detect, are pipelined with the data in the Stratix II GX receiver block and are edge aligned with the data. Figure 2–26 shows how the 20-bit code is decoded to the 16-bit data + 2-bit control indicator.

Figure 2-26. 20 Bit to 16 Bit Decoding Process



There are two optional error status ports available in the 8B/10B decoder, rx_errdetect and rx_disperr. These status signals are aligned with the code group in which the error occurred.

Receiver State Machine

The receiver state machine operates in GIGE, PCI Express, and XAUI modes. In GIGE mode, the receiver state machine replaces invalid code groups with K30.7. In XAUI mode, the receiver state machine translates the XAUI PCS code group to the XAUI XGMII code group. Table 2–14 shows the code conversion. The conversion follows the IEEE 802.3ae specification.

Table 2–14.	Table 2–14. Code Conversion (Part 1 of 2)									
XGMII RXC	XGMII RXD	PCS Code-Group	Description							
0	00 through FF	Dxx.y	Normal Data							
1	07	K28.0 or K28.3 or K28.5	Idle in I							
1	07	K28.5	Idle in T							
1	9C	K28.4	Sequence							
1	FB	K27.7	Start							
1	FD	K29.7	Terminate							
1	FE	K30.7	Error							

Table 2–14. Code Conversion (Part 2 of 2)									
XGMII RXC	XGMII RXD	PCS Code-Group	Description						
1	FE	Invalid code group	Invalid XGMII character						
1	See IEEE 802.3 reserved code groups	See IEEE 802.3 reserved code groups	Reserved code groups						

Byte Deserializer

The byte descrializer widens the transceiver data path before the FPGA interface. This reduces the rate at which the received data needs to be clocked at in the FPGA logic. The byte descrializer block is available in both single and double width modes

The byte deserializer converts the one- or two-byte interface into a two-or four-byte-wide data path from the transceiver to the FPGA logic (see Table 2–15). The FPGA interface has a limit of 250 MHz, so the byte deserializer is needed to widen the bus width at the FPGA interface and reduce the interface speed. For example, at 6.375 Gbps, the transceiver logic has a double-byte-wide data path that runs at 318.75 MHz in a $\times 20$ deserializer factor, which is above the maximum FPGA interface speed. When using the byte deserializer, the FPGA interface width doubles to 40-bits (36-bits when using the 8B/10B encoder) and the interface speed reduces to 159.375 MHz.

Table 2–15. Byte Deserializer Input & Output Widths							
Input Data Width (Bits)	Deserialized Output Data Width to the FPGA (Bits)						
20	40						
16	32						
10	20						
8	16						

Byte Ordering Block

The byte ordering block shifts the byte order. A pre-programmed byte in the input data stream is detected and placed in the least significant byte of the output stream. Subsequent bytes start appearing in the byte positions following the least significant byte. This implies that packet assembler/disassembler bytes (also programmable) may be inserted.

In single-width applications, 8 or 10 bits of data can be de-serialized to 16 or 20 bits, respectively. This corresponds to two byte lanes. To identify the beginning of a packet, two byte lanes must be examined. In double-width applications, 16- or 20-bits of data can be deserialized to 32- or 40-bits, respectively. This corresponds to four byte lanes. In order to identify the beginning of a packet, four byte lanes must be examined. The byte ordering function identifies whether or not the programmed pattern, i.e., the start of packet (SOP), is present in the input stream from the deserializer. If it is, it maps the lowest byte lane to this pattern. Byte ordering is performed following a successful completion of word alignment.

In the SONET/SDH case, byte ordering occurs when the ordered pattern has consecutive appearances in the data stream. For example, in SONET, there are consecutive A1 patterns followed by consecutive A2 patterns. If A2 is used as the ordered pattern, only the first A2 after the last A1 is used to align the order. The module discounts all consecutive A2 patterns.

Byte ordering is mostly useful when packet and idle sizes are multiples of 2 for 16/20-bit FPGA interfaces and multiples of 4 for 32/40-bit FPGA interfaces, and rate matching is disabled. If a packet or idle size is not a multiple of 2 or 4, the first SOP can still be aligned to the lower byte lane, but subsequent SOPs may appear in other byte lanes. For the same reason, if the rate matching function is enabled, adding or deleting idle characters may shift the next SOP to different byte lanes.

Receiver Phase Compensation FIFO Buffer

The receiver phase compensation FIFO buffer resides in the transceiver block at the FPGA boundary and cannot be bypassed. This FIFO buffer compensates for phase differences and clock tree timing skew between the receiver clock domain within the transceiver, and the receiver FPGA clock after it has transferred to the FPGA.

After the receiver PLL divided clock achieves phase lock to the high-speed receiver serial data, and the transceiver receiver domain clock (the clock on the FPGA side of the rate match FIFO buffer) achieves phase lock with the receiver FPGA clock, the transmitter FIFO buffer must be reset to initialize the read and write pointers to 180°.

When the FIFO pointers initialize, the receiver domain clock must remain phase locked to receiver FPGA clock.

After resetting the receiver FIFO buffer, writing to the receiver FIFO buffer begins and continues on each parallel clock. The phase compensation FIFO buffer is four words deep and cannot be bypassed.

Loopback Modes

The Stratix II GX transceiver has built-in loopback modes for debugging and testing. The loopback modes are set in the Stratix II GX alt2gxb megafunction in the Quartus II software. The designer can set only one loopback mode at any single instance of the transceiver block. The loopback mode applies to all used channels in a transceiver block.

The available loopback modes are:

- Serial loopback
- Parallel loopback
- Reverse serial loopback

Table 2–16 shows the BIST data output and verifier alignment pattern.

Table 2–16. BIST Data Output & Verifier Alignment Pattern									
Dottown	Dolynomial	Analog/Digital Interface							
Pattern	Polynomial	8-Bit	10-Bit	16-Bit	20-Bit				
PRBS-7	$x^7 + x^6 + 1$				✓				
PRBS-10	$x^{10} + x^7 + 1$		✓						

Serial Loopback

The serial loopback exercises all the transceiver logic, except for the output buffer and input buffer. Serial loopback is available for all non-PIPE modes. The loopback function is dynamically switchable through the rx_seriallpbken port on a channel by channel basis.

This loopback is for BIST and PRBS. The BIST generates the source data and looped back before the transmitter buffer. The loopback enables the end-user to verify the PCS and PMA blocks, except the transmitter and receiver buffers. This loopback mode cannot be configured dynamically, and should be separately configured for testing.

Figure 2–27 shows the data path in serial loopback mode.




Figure 2–27. Data Path in Serial Loopback Mode with BIST & PRBS

Parallel Loopback

The parallel loopback mode exercises the digital logic portion of the transceiver data path. The analog portions are not used in this loopback path, and the received high-speed serial data is not retimed. This option is not dynamically switchable. The transceiver cannot receive high-speed receiver serial data in this mode.

This loopback is BIST only. The source data is generated from the BIST and looped back after the end of PCS and before the PMA. This loopback enables the end-user to verify the PCS block. This loopback mode cannot be configured dynamically, and it should be separately configured for testing.




Figure 2–28 shows the data path in parallel loopback mode.

Reverse Serial Loopback

The reverse serial loopback uses the analog portion of the transceiver. An external source (pattern generator or transceiver) generates the source data. The high-speed serial source data arrives at the high-speed differential receiver input buffer, passes through the CRU unit, and the retimed serial data is looped back and transmitted though the high-speed differential transmitter output buffer.




Figure 2–29 shows the data path in reverse serial loopback mode.

Other Transceiver Features

Other important features of the Stratix II GX transceivers are the power down and reset capabilities, the external voltage reference and bias circuitry, and hot swapping.

Individual Power-Down & Reset for the Transmitter & Receiver

Stratix II GX transceivers offer a power saving advantage with their ability to shut off functions that are not needed. The device can individually reset the receiver and transmitter blocks and the PLLs. The Stratix II GX device can either globally or individually power down and reset the transceiver. Table 2–17 shows the connectivity between the reset signals and the Stratix II GX transceiver blocks.

Power-down functions are static and are implemented upon device configuration and programmed through the Quartus II software to static values. Resets can be static as well as dynamic inputs, coming from the FPGA or pins.

Table 2–17. Reset Sig	Table 2–17. Reset Signal Map to Stratix II GX Blocks																	
Reset Signal	Transmitter Phase Compensation FIFO Module/ Byte Serializer	Transmitter 8B/10B Encoder	Transmitter Serializer	Transmitter Analog Circuits	Transmitter PLL	Transmitter XAUI State Machine	Transmitter Analog Circuits	BIST Generators	Receiver Deserializer	Receiver Word Aligner	Receiver Deskew FIFO Module	Receiver Rate Matcher	Receiver 8B/10B Decoder	Receiver Phase Comp FIFO Module/ Byte Deserializer	Receiver PLL / CRU	Receiver XAUI State Machine	BIST Verifiers	Receiver Analog Circuits
rx_digitalreset										✓	✓	✓	✓	✓		✓	✓	
rx_analogreset									✓						~			✓
tx_digitalreset	✓	✓				✓		✓										
pll_areset	✓	✓	✓	✓	✓	\	\	✓	✓	~	✓	~	✓	~	✓	✓	✓	✓
pllenable	✓	✓	~	>	>	>	✓	✓	✓	✓	✓	✓	>	✓	✓	✓	✓	✓

Voltage Reference Capabilities

Stratix II GX transceivers provide voltage reference and bias circuitry. To set up internal bias for controlling the transmitter output driver voltage swings, as well as to provide voltage and current biasing for other analog circuitry, the device uses an internal bandgap voltage reference of 0.7 V. An external 2-K Ω resistor connected to ground generates a constant bias current (independent of power supply drift, process changes, or temperature variation). An on-chip resistor generates a tracking current that tracks on-chip resistor variation. These currents are mirrored and distributed to the analog circuitry in each channel.

Hot-Socketing Capabilities

Stratix II GX devices feature hot-socketing capabilities. Stratix II GX devices can be used in a mixed-voltage environment, and they have been designed specifically to tolerate different power-up sequences. Signals can be driven into Stratix II GX devices before and during power-up without damaging the device.



Above a certain voltage threshold for a certain period of time may result in damage to the device. Refer to the *DC & Switching Characteristics* chapter, volume 1 of the *Stratix II GX Device Handbook* for more information.

Once operating conditions are reached and the device is configured, Stratix II GX devices operate as specified in the *Stratix II GX Device Handbook*. The hot-socketing feature provides the Stratix II GX transceiver hot socket line card behavior, so the designer can insert it into the system without powering the system down, offering the designer more flexibility.

Applications/Protocols Supported with Stratix II GX Devices

Each Stratix II GX transceiver block is designed to operate at any serial bit rate from 622 Mbps to 6.375 Gbps per channel. The wide data rate range allows Stratix II GX transceivers to support a wide variety of standards, and protocols such as PCI Express, GIGE, and XAUI. Stratix II GX devices are ideal for many high-speed communication applications such as high-speed backplanes, chip-to-chip bridges, and high-speed serial communications links.

Example Applications Support for Stratix II GX

Stratix II GX devices can be used for many applications, including:

- Traffic management with various levels of quality of service (QoS) and integrated serial backplane interconnect
- Multi-port single-protocol switching (for example, PCI Express, GIGE, XAUI switch, or SONET)



3. Stratix II GX Architecture

SIIGX51003-1.3

Logic Array Blocks

Each logic array block (LAB) consists of eight adaptive logic modules (ALMs), carry chains, shared arithmetic chains, LAB control signals, local interconnects, and register chain connection lines. The local interconnect transfers signals between ALMs in the same LAB. Register chain connections transfer the output of an ALM register to the adjacent ALM register in a LAB. The Quartus® II Compiler places associated logic in a LAB or adjacent LABs, allowing the use of local, shared arithmetic chain, and register chain connections for performance and area efficiency. Table 3–1 shows Stratix® II GX device resources. Figure 3–1 shows the Stratix II GX LAB structure.

Table 3–1. Stratix II GX Device Resources											
Device	M512 RAM Columns/Blocks	M4K RAM Columns/Blocks	M-RAM Blocks	DSP Block Columns/Blocks	LAB Columns	LAB Rows					
EP2SGX30	6/202	4/144	1	2/16	49	36					
EP2SGX60	7/329	5/255	2	3/36	62	51					
EP2SGX90	8/488	6/408	4	3/48	71	68					
EP2SGX130	9/699	7/609	6	3/63	81	87					




Figure 3-1. Stratix II GX LAB Structure

LAB Interconnects

The LAB local interconnect can drive all eight ALMs in the same LAB. It is driven by column and row interconnects and ALM outputs in the same LAB. Neighboring LABs, M512 RAM blocks, M4K RAM blocks, M-RAM blocks, or digital signal processing (DSP) blocks from the left and right can also drive a LAB's local interconnect through the direct link connection. The direct link connection feature minimizes the use of row and column interconnects, providing higher performance and flexibility. Each ALM can drive 24 ALMs through fast local and direct link interconnects.

Figure 3–2 shows the direct link connection.

Direct link interconnect from Direct link interconnect from left LAB, TriMatrix™ memory right LAB, TriMatrix memory block, DSP block, or block, DSP block, or IOE output input/output element (IOE) **ALMs** Direct link Direct link interconnect < interconnect to right to left I ocal Interconnect LAB

LAB Control Signals

Figure 3-2. Direct Link Connection

Each LAB contains dedicated logic for driving control signals to its ALMs. The control signals include three clocks, three clock enables, two asynchronous clears, synchronous clear, asynchronous preset/load, and synchronous load control signals, providing a maximum of 11 control signals at a time. Although synchronous load and clear signals are generally used when implementing counters, they can also be used with other functions.

Each LAB can use three clocks and three clock enable signals. However, there can only be up to two unique clocks per LAB, as shown in the LAB control signal generation circuit in Figure 3–3. Each LAB's clock and clock enable signals are linked. For example, any ALM in a particular LAB using the labclk1 signal also uses labclkena1. If the LAB uses both the rising and falling edges of a clock, it also uses two LAB-wide clock signals. De-asserting the clock enable signal turns off the corresponding LAB-wide clock. Each LAB can use two asynchronous clear signals and an asynchronous load/preset signal. The asynchronous load acts as a preset when the asynchronous load data input is tied high. When the asynchronous load/preset signal is used, the labclkena0 signal is no longer available.

The LAB row clocks [5..0] and LAB local interconnect generate the LAB-wide control signals. The MultiTrack $^{\text{TM}}$ interconnects have inherently low skew. This low skew allows the MultiTrack interconnects to distribute clock and control signals in addition to data.

Figure 3–3 shows the LAB control signal generation circuit.




Figure 3-3. LAB-Wide Control Signals

Adaptive Logic Modules

The basic building block of logic in the Stratix II GX architecture is the ALM. The ALM provides advanced features with efficient logic utilization. Each ALM contains a variety of look-up table (LUT)-based resources that can be divided between two adaptive LUTs (ALUTs). With up to eight inputs to the two ALUTs, one ALM can implement various combinations of two functions. This adaptability allows the ALM to be completely backward-compatible with four-input LUT architectures. One ALM can also implement any function of up to six inputs and certain seven-input functions.

In addition to the adaptive LUT-based resources, each ALM contains two programmable registers, two dedicated full adders, a carry chain, a shared arithmetic chain, and a register chain. Through these dedicated resources, the ALM can efficiently implement various arithmetic functions and shift registers. Each ALM drives all types of interconnects: local, row, column, carry chain, shared arithmetic chain, register chain, and direct link interconnects. Figure 3–4 shows a high-level block diagram of the Stratix II GX ALM while Figure 3–5 shows a detailed view of all the connections in the ALM.





Figure 3-4. High-Level Block Diagram of the Stratix II GX ALM

Figure 3-5. Stratix II GX ALM Details



One ALM contains two programmable registers. Each register has data, clock, clock enable, synchronous and asynchronous clear, asynchronous load data, and synchronous and asynchronous load/preset inputs.

Global signals, general-purpose I/O pins, or any internal logic can drive the register's clock and clear control signals. Either general-purpose I/O pins or internal logic can drive the clock enable, preset, asynchronous load, and asynchronous load data. The asynchronous load data input comes from the datae or dataf input of the ALM, which are the same inputs that can be used for register packing. For combinational functions, the register is bypassed and the output of the LUT drives directly to the outputs of the ALM.

Each ALM has two sets of outputs that drive the local, row, and column routing resources. The LUT, adder, or register output can drive these output drivers independently (see Figure 3–5). For each set of output drivers, two ALM outputs can drive column, row, or direct link routing connections, and one of these ALM outputs can also drive local interconnect resources. This allows the LUT or adder to drive one output while the register drives another output. This feature, called register packing, improves device utilization because the device can use the register and the combinational logic for unrelated functions. Another special packing mode allows the register output to feed back into the LUT of the same ALM so that the register is packed with its own fan-out LUT. This feature provides another mechanism for improved fitting. The ALM can also drive out registered and unregistered versions of the LUT or adder output.



See the *Performance & Logic Efficiency Analysis of Stratix II GX Devices White Paper* for more information on the efficiencies of the Stratix II GX ALM and comparisons with previous architectures.

ALM Operating Modes

The Stratix II GX ALM can operate in one of the following modes:

- Normal mode
- Extended LUT mode
- Arithmetic mode
- Shared arithmetic mode


Each mode uses ALM resources differently. Each mode has 11 available inputs to the ALM (see Figure 3–4)—the eight data inputs from the LAB local interconnect; carry-in from the previous ALM or LAB; the shared arithmetic chain connection from the previous ALM or LAB; and the register chain connection—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock,

asynchronous clear, asynchronous preset/load, synchronous clear, synchronous load, and clock enable control for the register. These LAB wide signals are available in all ALM modes. Refer to the "LAB Control Signals" section for more information on the LAB-wide control signals.

The Quartus II software and supported third-party synthesis tools, in conjunction with parameterized functions such as library of parameterized modules (LPM) functions, automatically choose the appropriate mode for common functions such as counters, adders, subtractors, and arithmetic functions. If required, the designer can also create special-purpose functions that specify which ALM operating mode to use for optimal performance.

Normal Mode

The normal mode is suitable for general logic applications and combinational functions. In this mode, up to eight data inputs from the LAB local interconnect are inputs to the combinational logic. The normal mode allows two functions to be implemented in one Stratix II GX ALM, or an ALM to implement a single function of up to six inputs. The ALM can support certain combinations of completely independent functions and various combinations of functions which have common inputs. Figure 3–6 shows the supported LUT combinations in normal mode.



Note to Figure 3-6:


(1) Combinations of functions with less inputs than those shown are also supported. For example, combinations of functions with the following number of inputs are supported: 4 and 3, 3 and 2, 5 and 2, etc.

The normal mode provides complete backward compatibility with four-input LUT architectures. Two independent functions of four inputs or less can be implemented in one Stratix II GX ALM. In addition, a five-input function and an independent three-input function can be implemented without sharing inputs.

To pack two five-input functions into one ALM, the functions must have at least two common inputs. The common inputs are dataa and datab. The combination of a four-input function with a five-input function requires one common input (either dataa or datab).

To implement two six-input functions in one ALM, four inputs must be shared and the combinational function must be the same. For example, a 4×2 crossbar switch (two 4-to-1 multiplexers with common inputs and unique select lines) can be implemented in one ALM, as shown in Figure 3–7. The shared inputs are dataa, datab, datac, and datad, while the unique select lines are datae0 and dataf0 for function0, and datae1 and dataf1 for function1. This crossbar switch consumes four LUTs in a four-input LUT-based architecture.

Figure 3-7. 4 × 2 Crossbar Switch Example



In a sparsely used device, functions that could be placed into one ALM can be implemented in separate ALMs. The Quartus II Compiler spreads a design out to achieve the best possible performance. As a device begins to fill up, the Quartus II software automatically utilizes the full potential of the Stratix II GX ALM. The Quartus II Compiler automatically searches for functions of common inputs or completely independent functions to be placed into one ALM and to make efficient use of the device resources. In addition, the designer can manually control resource usage by setting location assignments. Any six-input function can be implemented utilizing inputs dataa, datab, datac, datad, and either datae0 and dataf0 or datae1 and dataf1. If datae0 and dataf0 are utilized, the output is driven to register0, and/or register0 is bypassed and the data drives out to the interconnect using the top set of output drivers (see Figure 3–8). If datae1 and dataf1 are utilized, the output drives to register1 and/or bypasses register1 and drives to the interconnect

using the bottom set of output drivers. The Quartus II Compiler automatically selects the inputs to the LUT. Asynchronous load data for the register comes from the datae or dataf input of the ALM. ALMs in normal mode support register packing.

Figure 3-8. 6-Input Function in Normal Mode Notes (1), (2) To general or dataf0 local routing datae0 6-Input dataa To general or LUT datab Q local routing datac datad reg0 datae1 dataf1 To general or D Q (2) local routing These inputs are available for register packing. reg1

Notes to Figure 3–8:

- If datae1 and dataf1 are used as inputs to the six-input function, datae0 and dataf0 are available for register packing.
- (2) The dataf1 input is available for register packing only if the six-input function is un-registered.

Extended LUT Mode

The extended LUT mode is used to implement a specific set of seven-input functions. The set must be a 2-to-1 multiplexer fed by two arbitrary five-input functions sharing four inputs. Figure 3–9 shows the template of supported seven-input functions utilizing extended LUT mode. In this mode, if the seven-input function is unregistered, the unused eighth input is available for register packing. Functions that fit into the template shown in Figure 3–9 occur naturally in designs. These functions often appear in designs as "if-else" statements in Verilog HDL or VHDL code.




Figure 3-9. Template for Supported Seven-Input Functions in Extended LUT Mode

Note to Figure 3-9:

(1) If the seven-input function is unregistered, the unused eighth input is available for register packing. The second register, reg1, is not available.

Arithmetic Mode

The arithmetic mode is ideal for implementing adders, counters, accumulators, wide parity functions, and comparators. An ALM in arithmetic mode uses two sets of two four-input LUTs along with two dedicated full adders. The dedicated adders allow the LUTs to be available to perform pre-adder logic; therefore, each adder can add the output of two four-input functions. The four LUTs share the dataa and datab inputs. As shown in Figure 3–10, the carry-in signal feeds to adder0, and the carry-out from adder0 feeds to carry-in of adder1. The carry-out from adder1 drives to adder0 of the next ALM in the LAB. ALMs in arithmetic mode can drive out registered and/or unregistered versions of the adder outputs.




Figure 3-10. ALM in Arithmetic Mode

While operating in arithmetic mode, the ALM can support simultaneous use of the adder's carry output along with combinational logic outputs. In this operation, the adder output is ignored. This usage of the adder with the combinational logic output provides resource savings of up to 50% for functions that can use this ability. An example of such functionality is a conditional operation, such as the one shown in Figure 3–11. The equation for this example is:

$$R = (X < Y) ? Y : X$$

To implement this function, the adder is used to subtract 'Y' from 'X.' If 'X' is less than 'Y,' the carry_out signal will be '1.' The carry_out signal is fed to an adder where it drives out to the LAB local interconnect. It then feeds to the LAB-wide syncload signal. When asserted, syncload selects the syncdata input. In this case, the data 'Y' drives the syncdata inputs to the registers. If 'X' is greater than or equal to 'Y,' the syncload signal is de-asserted and 'X' drives the data port of the registers.




Figure 3-11. Conditional Operation Example

The arithmetic mode also offers clock enable, counter enable, synchronous up/down control, add/subtract control, synchronous clear, synchronous load. The LAB local interconnect data inputs generate the clock enable, counter enable, synchronous up/down and add/subtract control signals. These control signals may be used for the inputs that are shared between the four LUTs in the ALM. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. The Quartus II software automatically places any registers that are not used by the counter into other LABs.

Carry Chain

The carry chain provides a fast carry function between the dedicated adders in arithmetic or shared arithmetic mode. Carry chains can begin in either the first ALM or the fifth ALM in a LAB. The final carry-out signal is routed to an ALM, where it is fed to local, row, or column interconnects.

The Quartus II Compiler automatically creates carry chain logic during compilation, or the designer can create it manually during design entry. Parameterized functions such as LPM functions automatically take advantage of carry chains for the appropriate functions. The Quartus II Compiler creates carry chains longer than 16 (8 ALMs in arithmetic or shared arithmetic mode) by linking LABs together automatically. For enhanced fitting, a long carry chain runs vertically allowing fast horizontal connections to TriMatrix memory and DSP blocks. A carry chain can continue as far as a full column. To avoid routing congestion in one small area of the device when a high fan-in arithmetic function is implemented, the LAB can support carry chains that only utilize either the top half or the bottom half of the LAB before connecting to the next LAB. The other half of the ALMs in the LAB is available for implementing narrower fan-in functions in normal mode. Carry chains that use the top four ALMs in the first LAB will carry into the top half of the ALMs in the next LAB within the column. Carry chains that use the bottom four ALMs in the first LAB will carry into the bottom half of the ALMs in the next LAB within the column. Every other column of the LABs are top-half bypassable, while the other LAB columns are bottom-half bypassable. Refer to the "MultiTrack Interconnect" section for more information on carry chain interconnect.

Shared Arithmetic Mode

In shared arithmetic mode, the ALM can implement a three-input add. In this mode, the ALM is configured with four 4-input LUTs. Each LUT either computes the sum of three inputs or the carry of three inputs. The output of the carry computation is fed to the next adder (either to adder1 in the same ALM or to adder0 of the next ALM in the LAB) using a dedicated connection called the shared arithmetic chain. This shared arithmetic chain can significantly improve the performance of an adder tree by reducing the number of summation stages required to implement an adder tree. Figure 3–12 shows the ALM in shared arithmetic mode.




Figure 3-12. ALM in Shared Arithmetic Mode

Note to Figure 3-12:

(1) Inputs dataf0 and dataf1 are available for register packing in shared arithmetic mode.

Adder trees are used in many different applications. For example, the summation of the partial products in a logic-based multiplier can be implemented in a tree structure. Another example is a correlator function that can use a large adder tree to sum filtered data samples in a given time frame to recover or to de-spread data which was transmitted utilizing spread spectrum technology. An example of a three-bit add operation utilizing the shared arithmetic mode is shown in Figure 3–13. The partial sum (S [2..0]) and the partial carry (C [2..0]) is obtained using the LUTs, while the result (R [2..0]) is computed using the dedicated adders.




Figure 3-13. Example of a 3-Bit Add Utilizing Shared Arithmetic Mode

Shared Arithmetic Chain

In addition to the dedicated carry chain routing, the shared arithmetic chain available in shared arithmetic mode allows the ALM to implement a three-input add, which significantly reduces the resources necessary to implement large adder trees or correlator functions. The shared arithmetic chains can begin in either the first or fifth ALM in a LAB. The Quartus II Compiler automatically links LABs to create shared arithmetic chains longer than 16 (8 ALMs in arithmetic or shared arithmetic mode). For enhanced fitting, a long shared arithmetic chain runs vertically

allowing fast horizontal connections to TriMatrix memory and DSP blocks. A shared arithmetic chain can continue as far as a full column. Similar to the carry chains, the shared arithmetic chains are also top- or bottom-half bypassable. This capability allows the shared arithmetic chain to cascade through half of the ALMs in a LAB while leaving the other half available for narrower fan-in functionality. Every other LAB column is top-half bypassable, while the other LAB columns are bottom-half bypassable. Refer to the "MultiTrack Interconnect" section for more information on shared arithmetic chain interconnect.

Register Chain

In addition to the general routing outputs, the ALMs in a LAB have register chain outputs. The register chain routing allows registers in the same LAB to be cascaded together. The register chain interconnect allows a LAB to use LUTs for a single combinational function and the registers to be used for an unrelated shift register implementation. These resources speed up connections between ALMs while saving local interconnect resources (see Figure 3–14). The Quartus II Compiler automatically takes advantage of these resources to improve utilization and performance. See the "MultiTrack Interconnect" section for more information on register chain interconnect.




Figure 3–14. Register Chain within a LAB Note (1)

Note to Figure 3–14:

(1) The combinational or adder logic can be utilized to implement an unrelated, un-registered function.

Clear & Preset Logic Control

LAB-wide signals control the logic for the register's clear and load/preset signals. The ALM directly supports an asynchronous clear and preset function. The register preset is achieved through the asynchronous load of a logic high. The direct asynchronous preset does not require a NOT gate push-back technique. Stratix II GX devices support simultaneous asynchronous load/preset, and clear signals. An asynchronous clear signal takes precedence if both signals are asserted simultaneously. Each LAB supports up to two clears and one load/preset signal.

In addition to the clear and load/preset ports, Stratix II GX devices provide a device-wide reset pin (DEV_CLRn) that resets all registers in the device. An option set before compilation in the Quartus II software controls this pin. This device-wide reset overrides all other control signals.

MultiTrack Interconnect

In the Stratix II GX architecture, the MultiTrack interconnect structure with DirectDriveTM technology provides connections between ALMs, TriMatrix memory, DSP blocks, and device I/O pins. The MultiTrack interconnect consists of continuous, performance-optimized routing lines of different lengths and speeds used for inter- and intra-design block connectivity. The Quartus II Compiler automatically places critical design paths on faster interconnects to improve design performance.

DirectDrive technology is a deterministic routing technology that ensures identical routing resource usage for any function regardless of placement in the device. The MultiTrack interconnect and DirectDrive technology simplify the integration stage of block-based designing by eliminating the re-optimization cycles that typically follow design changes and additions.

The MultiTrack interconnect consists of row and column interconnects that span fixed distances. A routing structure with fixed length resources for all devices allows predictable and repeatable performance when migrating through different device densities. Dedicated row interconnects route signals to and from LABs, DSP blocks, and TriMatrix memory in the same row.

These row resources include:

- Direct link interconnects between LABs and adjacent blocks
- R4 interconnects traversing four blocks to the right or left
- R24 row interconnects for high-speed access across the length of the device

The direct link interconnect allows a LAB, DSP block, or TriMatrix memory block to drive into the local interconnect of its left and right neighbors and then back into itself, providing fast communication between adjacent LABs and/or blocks without using row interconnect resources.

The R4 interconnects span four LABs, three LABs and one M512 RAM block, two LABs and one M4K RAM block, or two LABs and one DSP block to the right or left of a source LAB. These resources are used for fast row connections in a four-LAB region. Every LAB has its own set of R4 interconnects to drive either left or right. Figure 3–15 shows R4 interconnect connections from a LAB.

R4 interconnects can drive and be driven by DSP blocks and RAM blocks and row IOEs. For LAB interfacing, a primary LAB or LAB neighbor can drive a given R4 interconnect. For R4 interconnects that drive to the right, the primary LAB and right neighbor can drive onto the interconnect. For R4 interconnects that drive to the left, the primary LAB and its left neighbor can drive onto the interconnects. R4 interconnects can drive other R4 interconnects to extend the range of LABs they can drive. R4 interconnects can also drive C4 and C16 interconnects for connections from one row to another. Additionally, R4 interconnects can drive R24 interconnects.




Figure 3–15. R4 Interconnect Connections Notes (1), (2), (3)

Notes to Figure 3–15:

- (1) C4 and C16 interconnects can drive R4 interconnects.
- (2) This pattern is repeated for every LAB in the LAB row.
- (3) The LABs in Figure 3–15 show the 16 possible logical outputs per LAB.

R24 row interconnects span 24 LABs and provide the fastest resource for long row connections between LABs, TriMatrix memory, DSP blocks, and Row IOEs. The R24 row interconnects can cross M-RAM blocks. R24 row interconnects drive to other row or column interconnects at every fourth LAB and do not drive directly to LAB local interconnects. R24 row interconnects drive LAB local interconnects via R4 and C4 interconnects. R24 interconnects can drive R24, R4, C16, and C4 interconnects. The column interconnect operates similarly to the row interconnect and vertically routes signals to and from LABs, TriMatrix memory, DSP blocks, and IOEs. Each column of LABs is served by a dedicated column interconnect.

These column resources include:

- Shared arithmetic chain interconnects in a LAB
- Carry chain interconnects in a LAB and from LAB to LAB
- Register chain interconnects in a LAB
- C4 interconnects traversing a distance of four blocks in up and down direction
- C16 column interconnects for high-speed vertical routing through the device

Stratix II GX devices include an enhanced interconnect structure in LABs for routing shared arithmetic chains and carry chains for efficient arithmetic functions. The register chain connection allows the register output of one ALM to connect directly to the register input of the next ALM in the LAB for fast shift registers. These ALM to ALM connections bypass the local interconnect. The Quartus II Compiler automatically takes advantage of these resources to improve utilization and performance. Figure 3–16 shows the shared arithmetic chain, carry chain and register chain interconnects.




Figure 3–16. Shared Arithmetic Chain, Carry Chain & Register Chain Interconnects

The C4 interconnects span four LABs, M512, or M4K blocks up or down from a source LAB. Every LAB has its own set of C4 interconnects to drive either up or down. Figure 3–17 shows the C4 interconnect connections from a LAB in a column. The C4 interconnects can drive and be driven by all types of architecture blocks, including DSP blocks, TriMatrix memory blocks, and column and row IOEs. For LAB interconnection, a primary LAB or its LAB neighbor can drive a given C4 interconnect. C4 interconnects can drive each other to extend their range as well as drive row interconnects for column-to-column connections.

C4 Interconnect Drives Local and R4 Interconnects up to Four Rows C4 Interconnect Driving Up LAB Row Interconnect Adjacent LAB can drive onto neighboring LAB's C4 interconnect Local Interconnect C4 Interconnect Driving Down

Figure 3–17. C4 Interconnect Connections Note (1)

Note to Figure 3–17:

(1) Each C4 interconnect can drive either up or down four rows.

C16 column interconnects span a length of 16 LABs and provide the fastest resource for long column connections between LABs, TriMatrix memory blocks, DSP blocks, and IOEs. C16 interconnects can cross M-RAM blocks and also drive to row and column interconnects at every fourth LAB. C16 interconnects drive LAB local interconnects via C4 and R4 interconnects and do not drive LAB local interconnects directly. All embedded blocks communicate with the logic array similar to LAB-to-LAB interfaces. Each block (that is, TriMatrix memory and DSP blocks) connects to row and column interconnects and has local interconnect regions driven by row and column interconnects. These blocks also have direct link interconnects for fast connections to and from a neighboring LAB. All blocks are fed by the row LAB clocks, labclk [5..0].

Table 3–2 shows the Stratix II GX device's routing scheme.

Table 3–2. Stratix II GX Device Routing Scheme (Part 1 of 2)																
							[Desti	natio	n						
Source	Shared Arithmetic Chain	Carry Chain	Register Chain	Local Interconnect	Direct Link Interconnect	R4 Interconnect	R24 Interconnect	C4 Interconnect	C16 Interconnect	ALM	M512 RAM Block	M4K RAM Block	M-RAM Block	DSP Blocks	Column 10E	Row 10E
Shared arithmetic chain										✓						
Carry chain										✓						
Register chain										✓						
Local interconnect										✓	✓	✓	✓	✓	✓	✓
Direct link interconnect				✓												
R4 interconnect				✓		✓	✓	✓	✓							
R24 interconnect						✓	✓	✓	✓							
C4 interconnect				✓		✓		✓								
C16 interconnect						✓	✓	✓	✓							
ALM	✓	✓	✓	✓	✓	✓		✓								
M512 RAM block				✓	✓	✓		✓								
M4K RAM block				✓	✓	✓		✓								
M-RAM block					✓	✓	✓	✓								
DSP blocks					✓	✓		✓								

Table 3–2. Stratix II GX Device Routing Scheme (Part 2 of 2)																
							[Destii	natio	n						
Source	Shared Arithmetic Chain	Carry Chain	Register Chain	Local Interconnect	Direct Link Interconnect	R4 Interconnect	R24 Interconnect	C4 Interconnect	C16 Interconnect	ALM	M512 RAM Block	M4K RAM Block	M-RAM Block	DSP Blocks	Column 10E	Row 10E
Column IOE					✓			✓	✓							
Row IOE					✓	✓	✓	✓								

TriMatrix Memory

TriMatrix memory consists of three types of RAM blocks: M512, M4K, and M-RAM. Although these memory blocks are different, they can all implement various types of memory with or without parity, including true dual-port, simple dual-port, and single-port RAM, ROM, and first-in first-out (FIFO) buffers. Table 3–3 shows the size and features of the different RAM blocks.

Table 3–3. TriMatrix Memory Features (Part 1 of 2)					
Memory Feature	M512 RAM Block (32 × 18 Bits)	M4K RAM Block (128 × 36 Bits)	M-RAM Block (4K × 144 Bits)		
Maximum performance	500 MHz	550 MHz	420 MHz		
True dual-port memory		✓	✓		
Simple dual-port memory	✓	✓	✓		
Single-port memory	✓	✓	✓		
Shift register	✓	✓			
ROM	✓	✓	(1)		
FIFO buffer	✓	✓	✓		
Pack mode		✓	✓		
Byte enable	✓	✓	✓		
Address clock enable		✓	✓		
Parity bits	✓	✓	✓		
Mixed clock mode	✓	✓	✓		
Memory initialization (.mif)	✓	✓			

Memory Feature	M512 RAM Block (32 × 18 Bits)	M4K RAM Block (128 × 36 Bits)	M-RAM Block (4K × 144 Bits)
Simple dual-port memory mixed width support	✓	✓	~
True dual-port memory mixed width support		~	✓
Power-up conditions	Outputs cleared	Outputs cleared	Outputs unknown
Register clears	Output registers	Output registers	Output registers
Mixed-port read-during-write	Unknown output/old data	Unknown output/old data	Unknown output
Configurations	512 x 1 256 x 2 128 x 4 64 x 8 64 x 9 32 x 16 32 x 18	4K × 1 2K × 2 1K × 4 512 × 8 512 × 9 256 × 16 256 × 18 128 × 32 128 × 36	64K × 8 64K × 9 32K × 16 32K × 18 16K × 32 16K × 36 8K × 64 8K × 72 4K × 128 4K × 144

Note to Table 3-3:

Violating the setup or hold time on the memory block address registers could corrupt memory contents. This
applies to both read and write operations.

TriMatrix memory provides three different memory sizes for efficient application support. The Quartus II software automatically partitions the user-defined memory into the embedded memory blocks using the most efficient size combinations. The designer can also manually assign the memory to a specific block size or a mixture of block sizes.

M512 RAM Block

The M512 RAM block is a simple dual-port memory block and is useful for implementing small FIFO buffers, DSP, and clock domain transfer applications. Each block contains 576 RAM bits (including parity bits). M512 RAM blocks can be configured in the following modes:

- Simple dual-port RAM
- Single-port RAM
- FIFO
- ROM
- Shift register

When configured as RAM or ROM, the designer can use an initialization file to pre-load the memory contents.

M512 RAM blocks can have different clocks on its inputs and outputs. The wren, datain, and write address registers are all clocked together from one of the two clocks feeding the block. The read address, rden, and output registers can be clocked by either of the two clocks driving the block, allowing the RAM block to operate in read/write or input/output clock modes. Only the output register can be bypassed. The six labclk signals or local interconnect can drive the inclock, outclock, wren, rden, and outclr signals. Because of the advanced interconnect between the LAB and M512 RAM blocks, ALMs can also control the wren and rden signals and the RAM clock, clock enable, and asynchronous clear signals. Figure 3–18 shows the M512 RAM block control signal generation logic.

Dedicated Row LAB Clocks Local Interconnect inclocken outclocken wren Local outclr inclock outclock rden Interconnect

Figure 3-18. M512 RAM Block Control Signals

The RAM blocks in Stratix II GX devices have local interconnects to allow ALMs and interconnects to drive into RAM blocks. The M512 RAM block local interconnect is driven by the R4, C4, and direct link interconnects from adjacent LABs. The M512 RAM blocks can communicate with LABs on either the left or right side through these row interconnects or with

LAB columns on the left or right side with the column interconnects. The M512 RAM block has up to 16 direct link input connections from the left adjacent LABs and another 16 from the right adjacent LAB. M512 RAM outputs can also connect to left and right LABs through direct link interconnect. The M512 RAM block has equal opportunity for access and performance to and from LABs on either its left or right side. Figure 3–19 shows the M512 RAM block to logic array interface.




Figure 3-19. M512 RAM Block LAB Row Interface

M4K RAM Blocks

The M4K RAM block includes support for true dual-port RAM. The M4K RAM block is used to implement buffers for a wide variety of applications such as storing processor code, implementing lookup schemes, and implementing larger memory applications. Each block contains 4,608 RAM bits (including parity bits). M4K RAM blocks can be configured in the following modes:

- True dual-port RAM
- Simple dual-port RAM

- Single-port RAM
- FIFO
- ROM
- Shift register

When configured as RAM or ROM, the designer can use an initialization file to pre-load the memory contents.

The M4K RAM blocks allow for different clocks on their inputs and outputs. Either of the two clocks feeding the block can clock M4K RAM block registers (renwe, address, byte enable, datain, and output registers). Only the output register can be bypassed. The six labclk signals or local interconnects can drive the control signals for the A and B ports of the M4K RAM block. ALMs can also control the clock_a, clock_b, renwe_a, renwe_b, clr_a, clr_b, clocken_a, and clocken_b signals, as shown in Figure 3–20.

Dedicated 6 Row LAB Clocks Local Interconnect clock_b clocken b renwe b aclr_b Local Interconnect clock_a renwe_a aclr_a clocken_a

Figure 3–20. M4K RAM Block Control Signals

The R4, C4, and direct link interconnects from adjacent LABs drive the M4K RAM block local interconnect. The M4K RAM blocks can communicate with LABs on either the left or right side through these row

resources or with LAB columns on either the right or left with the column resources. Up to 16 direct link input connections to the M4K RAM block are possible from the left adjacent LABs and another 16 possible from the right adjacent LAB. M4K RAM block outputs can also connect to left and right LABs through direct link interconnect. Figure 3–21 shows the M4K RAM block to logic array interface.




Figure 3-21. M4K RAM Block LAB Row Interface

M-RAM Block


The largest TriMatrix memory block, the M-RAM block, is useful for applications where a large volume of data must be stored on-chip. Each block contains 589,824 RAM bits (including parity bits). The M-RAM block can be configured in the following modes:

- True dual-port RAM
- Simple dual-port RAM
- Single-port RAM
- FIFO

The designer cannot use an initialization file to initialize the contents of a M-RAM block. All M-RAM block contents power up to an undefined value. Only synchronous operation is supported in the M-RAM block, so all inputs are registered. Output registers can be bypassed.

Similar to all RAM blocks, M-RAM blocks can have different clocks on their inputs and outputs. Either of the two clocks feeding the block can clock M-RAM block registers (renwe, address, byte enable, datain, and output registers). The output register can be bypassed. The six labclk signals or local interconnect can drive the control signals for the A and B ports of the M-RAM block. ALMs can also control the clock_a, clock_b, renwe_a, renwe_b, clr_a, clr_b, clocken_a, and clocken_b signals as shown in Figure 3–22.

Figure 3-22. M-RAM Block Control Signals



The R4, R24, C4, and direct link interconnects from adjacent LABs on either the right or left side drive the M-RAM block local interconnect. Up to 16 direct link input connections to the M-RAM block are possible from the left adjacent LABs and another 16 possible from the right adjacent LAB. M-RAM block outputs can also connect to left and right LABs through direct link interconnect. Figure 3–23 shows an example floorplan for the EP2SGX130 device and the location of the M-RAM interfaces. Figures 3–24 and 3–25 show the interface between the M-RAM block and the logic array.

LABs on right and left sides for easy access to horizontal I/O pins M-RAM M-RAM Block Block M-RAM M-RAM Block Block M-RAM M-RAM Block Block DSP DSP M4K M512 LABs Blocks Blocks **Blocks Blocks**

Figure 3–23. EP2SGX130 Device with M-RAM Interface Locations Note (1)

M-RAM blocks interface to

Note to Figure 3-23:

(1) The device shown is an EP2SGX130 device. The number and position of M-RAM blocks varies in other devices.

Row Unit Interface Allows LAB Row Unit Interface Allows LAB Rows to Drive Port A Datain, Rows to Drive Port B Datain, Dataout, Address and Control Dataout, Address and Control Signals to and from M-RAM Block Signals to and from M-RAM Block R1 M-RAM Block Port A Port B L3 R3 R4 R5 LAB Interface Blocks LABs in Row LABs in Row M-RAM Boundary M-RAM Boundary

Figure 3-24. M-RAM Block LAB Row Interface Note (1)

Note to Figure 3-24:

(1) Only R24 and C16 interconnects cross the M-RAM block boundaries.




Figure 3-25. M-RAM Row Unit Interface to Interconnect

Table 3–4 shows the input and output data signal connections along with the address and control signal input connections to the row unit interfaces (L0 to L5 and R0 to R5).

Table 3–4. M-RAM	Table 3–4. M-RAM Row Interface Unit Signals						
Unit Interface Block	Input Signals	Output Signals					
LO	datain_a[140] byteena_a[10]	dataout_a[110]					
L1	datain_a[2915] byteena_a[32]	dataout_a[2312]					
L2	datain_a[3530] addressa[40] addr_ena_a clock_a clocken_a renwe_a aclr_a	dataout_a[3524]					
L3	addressa[155] datain_a[4136]	dataout_a[4736]					
L4	datain_a[5642] byteena_a[54]	dataout_a[5948]					
L5	datain_a[7157] byteena_a[76]	dataout_a[7160]					
R0	datain_b[140] byteena_b[10]	dataout_b[110]					
R1	datain_b[2915] byteena_b[32]	dataout_b[2312]					
R2	datain_b[3530] addressb[40] addr_ena_b clock_b clocken_b renwe_b aclr_b	dataout_b[3524]					
R3	addressb[155] datain_b[4136]	dataout_b[4736]					
R4	datain_b[5642] byteena_b[54]	dataout_b[5948]					
R5	datain_b[7157] byteena_b[76]	dataout_b[7160]					



Refer to the *TriMatrix Embedded Memory Blocks in Stratix II GX Devices* chapter in Volume 2 of the *Stratix II GX Device Handbook* for more information on TriMatrix memory.

Digital Signal Processing Block

The most commonly used DSP functions are finite impulse response (FIR) filters, complex FIR filters, infinite impulse response (IIR) filters, fast Fourier transform (FFT) functions, direct cosine transform (DCT) functions, and correlators. All of these use the multiplier as the fundamental building block. Additionally, some applications need specialized operations such as multiply-add and multiply-accumulate operations. Stratix II GX devices provide DSP blocks to meet the arithmetic requirements of these functions.

Each Stratix II GX device has two to four columns of DSP blocks to efficiently implement DSP functions faster than ALM-based implementations. Stratix II GX devices have up to 24 DSP blocks per column (see Table 3–5). Each DSP block can be configured to support up to:

- Eight 9 × 9-bit multipliers
- Four 18 × 18-bit multipliers
- One 36 × 36-bit multiplier

As indicated, the Stratix II GX DSP block can support one 36×36 -bit multiplier in a single DSP block, and is true for any combination of signed, unsigned, or mixed sign multiplications.

Figures 3–26 shows one of the columns with surrounding LAB rows.

Figure 3–26. DSP Blocks Arranged in Columns




Table 3–5 shows the number of DSP blocks in each Stratix II GX device. DSP block multipliers can optionally feed an adder/subtractor or accumulator in the block depending on the configuration, which makes routing to ALMs easier, saves ALM routing resources, and increases performance because all connections and blocks are in the DSP block.

Table 3–5. DSP Blocks in Stratix II GX Devices Note (1)							
Device	DSP Blocks	Total 9 × 9 Multipliers	Total 18 × 18 Multipliers	Total 36 × 36 Multipliers			
EP2SGX30	16	128	64	16			
EP2SGX60	36	288	144	36			
EP2SGX90	48	384	192	48			
EP2SGX130	63	504	252	63			

Note to Table 3-5:

Additionally, the DSP block input registers can efficiently implement shift registers for FIR filter applications, and DSP blocks support Q1.15 format rounding and saturation. Figure 3–27 shows the top-level diagram of the DSP block configured for 18×18 -bit multiplier mode.

⁽¹⁾ This list only shows functions that can fit into a single DSP block. Multiple DSP blocks can support larger multiplication functions.




Figure 3-27. DSP Block Diagram for 18 x 18-Bit Configuration

Modes of Operation

The adder, subtractor, and accumulate functions of a DSP block have four modes of operation:

- Simple multiplier
- Multiply-accumulator
- Two-multipliers adder
- Four-multipliers adder

Table 3–6 shows the different number of multipliers possible in each DSP block mode according to size. These modes allow the DSP blocks to implement numerous applications for DSP including FFTs, complex FIR, FIR, 2D FIR filters, equalizers, IIR, correlators, matrix multiplication, and many other functions. The DSP blocks also support mixed modes and mixed multiplier sizes in the same block. For example, half of one DSP block can implement one 18×18 -bit multiplier in multiply-accumulator mode, while the other half of the DSP block implements four 9×9 -bit multipliers in simple multiplier mode.

Table 3–6. Multiplier Size & Configurations per DSP Block								
DSP Block Mode	9 × 9	18 × 18	36 × 36					
Multiplier	Eight multipliers with eight product outputs	Four multipliers with four product outputs	One multiplier with one product output					
Multiply-accumulator	-	Two 52-bit multiply- accumulate blocks	-					
Two-multipliers adder	Four two-multiplier adder (two 9 × 9 complex multiply)	Two two-multiplier adder (one 18 × 18 complex multiply)	-					
Four-multipliers adder	Two four-multiplier adder	One four-multiplier adder	-					


DSP Block Interface

The Stratix II GX device DSP block input registers can generate a shift register that can cascade down in the same DSP block column. Dedicated connections between DSP blocks provide fast connections between the shift register inputs to cascade the shift register chains. The designer can cascade registers within multiple DSP blocks for 9×9 - or 18×18 -bit FIR filters larger than four taps, with additional adder stages implemented in ALMs. If the DSP block is configured as 36×36 bits, the adder, subtractor, or accumulator stages are implemented in ALMs. Each DSP block can route the shift register chain out of the block to cascade multiple columns of DSP blocks.

The DSP block is divided into four block units that interface with four LAB rows on the left and right. Each block unit can be considered one complete 18 × 18-bit multiplier with 36 inputs and 36 outputs. A local interconnect region is associated with each DSP block. Like a LAB, this interconnect region can be fed with 16 direct link interconnects from the LAB to the left or right of the DSP block in the same row. R4 and C4 routing resources can access the DSP block's local interconnect region. The outputs also work similarly to LAB outputs as well. Eighteen outputs from the DSP block can drive to the left LAB through direct link interconnects and 18 can drive to the right LAB though direct link interconnects. All 36 outputs can drive to R4 and C4 routing interconnects. Outputs can drive right- or left-column routing.

Figures 3–28 and 3–29 show the DSP block interfaces to LAB rows.

Figure 3-28. DSP Block Interconnect Interface






Figure 3-29. DSP Block Interface to Interconnect

A bus of 44 control signals feeds the entire DSP block. These signals include clocks, asynchronous clears, clock enables, signed/unsigned control signals, addition and subtraction control signals, rounding and saturation control signals, and accumulator synchronous loads. The clock signals are routed from LAB row clocks and are generated from specific LAB rows at the DSP block interface. The LAB row source for control signals, data inputs, and outputs is shown in Table 3–7.



Refer to the *DSP Blocks in Stratix II GX Devices* chapter in Volume 2 of the *Stratix II GX Device Handbook* for more information on DSP blocks.

Table 3–7. DSP Block Signal Sources & Destinations						
LAB Row at Interface	Control Signals Generated	Data Inputs	Data Outputs			
0	clock0 aclr0 ena0 mult01_saturate addnsub1_round/ accum_round addnsub1 signa sourcea sourceb	A1 [170] B1 [170]	OA[170] OB[170]			
1	clock1 aclr1 ena1 accum_saturate mult01_round accum_sload sourcea sourceb mode0	A2[170] B2[170]	OC[170] OD[170]			
2	clock2 aclr2 ena2 mult23_saturate addnsub3_round/ accum_round addnsub3 sign_b sourcea sourceb	A3 [170] B3 [170]	OE[170] OF[170]			
3	clock3 aclr3 ena3 accum_saturate mult23_round accum_sload sourcea sourceb mode1	A4 [170] B4 [170]	OG[170] OH[170]			

PLLs & Clock Networks

Stratix II GX devices provide a hierarchical clock structure and multiple phase-locked loops (PLLs) with advanced features. The large number of clocking resources in combination with the clock synthesis precision provided by enhanced and fast PLLs provides a complete clock management solution.

Global & Hierarchical Clocking

Stratix II GX devices provide 16 dedicated global clock networks and 32 regional clock networks (eight per device quadrant). These clocks are organized into a hierarchical clock structure that allows for up to 24 clocks per device region with low skew and delay. This hierarchical clocking scheme provides up to 48 unique clock domains in Stratix II GX devices.

There are 16 dedicated clock pins (CLK [15..0]) to drive either the global or regional clock networks. Four clock pins drive each side of the device, as shown in Figures 3–30 and 3–31. Internal logic and enhanced and fast PLL outputs can also drive the global and regional clock networks. Each global and regional clock has a clock control block, which controls the selection of the clock source and dynamically enables/disables the clock to reduce power consumption. Table 3–8 shows global and regional clock features.


Table 3–8. Global & Regional Clock Features						
Feature	Global Clocks	Regional Clocks				
Number per device	16	32				
Number available per quadrant	16	8				
Sources	Clock pins, PLL outputs, core routings, inter- transceiver clocks	Clock pins, PLL outputs, core routings, inter- transceiver clocks				
Dynamic clock source selection	~					
Dynamic enable/disable	✓	✓				

Global Clock Network

These clocks drive throughout the entire device, feeding all device quadrants. The global clock networks can be used as clock sources for all resources in the device IOEs, ALMs, DSP blocks, and all memory blocks. These resources can also be used for control signals, such as clock enables and synchronous or asynchronous clears fed from the external pin. The global clock networks can also be driven by internal logic for internally

generated global clocks and asynchronous clears, clock enables, or other control signals with large fanout. Figure 3–30 shows the 12 dedicated CLK pins driving global clock networks.


Figure 3-30. Global Clocking



Regional Clock Network

There are eight regional clock networks RCLK [7..0] in each quadrant of the Stratix II GX device that are driven by the dedicated CLK [15..0] input pins, by PLL outputs, or by internal logic. The regional clock networks provide the lowest clock delay and skew for logic contained in a single quadrant. The CLK pins symmetrically drive the RCLK networks in a particular quadrant, as shown in Figure 3–31.


Figure 3-31. Regional Clocks



Dual-Regional Clock Network

A single source (CLK pin or PLL output) can generate a dual-regional clock by driving two regional clock network lines in adjacent quadrants (one from each quadrant), which allows logic that spans multiple quadrants to utilize the same low skew clock. The routing of this clock signal on an entire side has approximately the same speed but slightly higher clock skew when compared with a clock signal that drives a single quadrant. Internal logic-array routing can also drive a dual-regional clock. Clock pins and enhanced PLL outputs on the top and bottom can drive horizontal dual-regional clocks. Clock pins and fast PLL outputs on the left and right can drive vertical dual-regional clocks, as shown in Figure 3–32. Corner PLLs cannot drive dual-regional clocks.


Figure 3-32. Dual-Regional Clocks



Combined Resources


Within each quadrant, there are 24 distinct dedicated clocking resources consisting of 16 global clock lines and eight regional clock lines. Multiplexers are used with these clocks to form buses to drive LAB row clocks, column IOE clocks, or row IOE clocks. Another multiplexer is used at the LAB level to select three of the six row clocks to feed the ALM registers in the LAB (see Figure 3–33).

Figure 3-33. Hierarchical Clock Networks Per Quadrant



IOE clocks have row and column block regions that are clocked by eight I/O clock signals chosen from the 24 quadrant clock resources. Figures 3–34 and 3–35 show the quadrant relationship to the I/O clock regions.

Figure 3-34. EP2SGX30 Device I/O Clock Groups






Figure 3-35. EP2SGX60, EP2SGX90 & EP2SGX130 Device I/O Clock Groups

Designers can use the Quartus II software to control whether a clock input pin drives either a global, regional, or dual-regional clock network. The Quartus II software automatically selects the clocking resources if not specified.


Clock Control Block

Each global clock, regional clock, and PLL external clock output has its own clock control block. The control block has two functions:

- Clock source selection (dynamic selection for global clocks)
- Clock power-down (dynamic clock enable/disable)

Figures 3–36 through 3–38 show the clock control block for the global clock, regional clock, and PLL external clock output, respectively.


Figure 3-36. Global Clock Control Blocks



Notes to Figure 3–36:

- These clock select signals can be dynamically controlled through internal logic when the device is operating in user mode.
- (2) These clock select signals can only be set through a configuration file (SRAM Object File (.sof) or Programmer Object File (.pof)) and cannot be dynamically controlled during user mode operation.

Figure 3-37. Regional Clock Control Blocks



Notes to Figure 3-37:

- These clock select signals can only be set through a configuration file (SOF or POF) and cannot be dynamically
 controlled during user mode operation.
- (2) Only the CLKn pins on the top and bottom of the device feed to regional clock select




Figure 3–38. External PLL Output Clock Control Blocks

Notes to Figure 3–38:

- These clock select signals can only be set through a configuration file (SOF or POF) and cannot be dynamically
 controlled during user mode operation.
- (2) The clock control block feeds to a multiplexer within the PLL_OUT pin's IOE. The PLL_OUT pin is a dual-purpose pin. Therefore, this multiplexer selects either an internal signal or the output of the clock control block.

For the global clock control block, the clock source selection can be controlled either statically or dynamically. The designer has the option of statically selecting the clock source by using the Quartus II software to set specific configuration bits in the configuration file (SOF or POF) or the designer can control the selection dynamically by using internal logic to drive the multiplexer select inputs. When selecting statically, the clock source can be set to any of the inputs to the select multiplexer. When selecting the clock source dynamically, the user can either select between two PLL outputs (such as the C0 or C1 outputs from one PLL), between two PLLs (such as the C0/C1 clock output of one PLL or the C0/C1 clock output of the other PLL), between two clock pins (such as CLK0 or CLK1), or between a combination of clock pins or PLL outputs.

For the regional and PLL_OUT clock control block, the clock source selection can only be controlled statically using configuration bits. Any of the inputs to the clock select multiplexer can be set as the clock source.

The Stratix II GX clock networks can be disabled (powered down) by both static and dynamic approaches. When a clock net is powered down, all the logic fed by the clock net is in an off-state thereby reducing the overall power consumption of the device. The global and regional clock networks can be powered down statically through a setting in the configuration file (SOF or POF). Clock networks that are not used are automatically powered down through configuration bit settings in the configuration file generated by the Quartus II software. The dynamic clock enable/disable feature allows the internal logic to control power up/down synchronously on GCLK and RCLK nets and PLL_OUT pins. This function is independent of the PLL and is applied directly on the clock network or PLL_OUT pin, as shown in Figures 3–36 through 3–38.

Enhanced & Fast PLLs

Stratix II GX devices provide robust clock management and synthesis using up to four enhanced PLLs and four fast PLLs. These PLLs increase performance and provide advanced clock interfacing and clock frequency synthesis. With features such as clock switchover, spread spectrum clocking, reconfigurable bandwidth, phase control, and reconfigurable phase shifting, the Stratix II GX device's enhanced PLLs provide designers with complete control of their clocks and system timing. The fast PLLs provide general purpose clocking with multiplication and phase shifting as well as high-speed outputs for high-speed differential I/O support. Enhanced and fast PLLs work together with the Stratix II GX high-speed I/O and advanced clock architecture to provide significant improvements in system performance and bandwidth.

The Quartus II software enables the PLLs and their features without requiring any external devices. Table 3–9 shows the PLLs available for each Stratix II GX device and their type.

Table 3–9. St	ratix II	GX De	vice PL	L Availa	ability	Note	s (1), (2)					
Device				F	ast PLL	S				Enha	nced PLL	.s
	1	2	3 (3)	4 (3)	7	8	9 (3)	10 (3)	5	6	11	12
EP2SGX30	✓	✓							✓	✓		
EP2SGX60	✓	✓			✓	✓			✓	✓	✓	✓
EP2SGX90	✓	✓			✓	✓			✓	✓	✓	✓
EP2SGX130	✓	✓			✓	✓			✓	✓	✓	✓

Notes to Table 3-9:

- EP2SGX30C/D and P2SGX60C/D devices only have two fast PLLs (1 and 2), but the connectivity from these two PLLs to the global and regional clock networks remains the same as shown.
- (2) The global or regional clocks in a fast PLL's quadrant can drive the fast PLL input. A pin or other PLL must drive the global or regional source. The source cannot be driven by internally generated logic before driving the fast PLL.
- (3) PLLs 3, 4, 9, and 10 are not available in Stratix II GX devices. However, these PLLs are listed in Table 3–9 because the Stratix II GX PLL numbering scheme is consistent with Stratix and Stratix II devices.

Table 3–10 shows the enhanced PLL and fast PLL features in Stratix II GX devices.


Feature	Enhanced PLL	Fast PLL
Clock multiplication and division	$m/(n \times post-scale counter)$ (1)	$m/(n \times post-scale counter)$ (2)
Phase shift	Down to 125-ps increments (3), (4)	Down to 125-ps increments (3), (4)
Clock switchover	√	√ (5)
PLL reconfiguration	✓	✓
Reconfigurable bandwidth	✓	✓
Spread spectrum clocking	✓	
Programmable duty cycle	✓	✓
Number of internal clock outputs	6	4
Number of external clock outputs	Three differential/six single-ended	(6)
Number of feedback clock inputs	One single-ended or differential (7), (8)	

Notes to Table 3-10:

- (1) For enhanced PLLs, m, n range from 1 to 256 and post-scale counters range from 1 to 512 with 50% duty cycle.
- (2) For fast PLLs, m, and post-scale counters range from 1 to 32. The n counter ranges from 1 to 4.
- (3) The smallest phase shift is determined by the voltage controlled oscillator (VCO) period divided by 8.
- (4) For degree increments, Stratix II GX devices can shift all output frequencies in increments of at least 45. Smaller degree increments are possible depending on the frequency and divide parameters.
- (5) Stratix II GX fast PLLs only support manual clock switchover.
- (6) Fast PLLs can drive to any I/O pin as an external clock. For high-speed differential I/O pins, the device uses a data channel to generate txclkout.
- (7) If the feedback input is used, you will lose one (or two, if f_{BIN} is differential) external clock output pin.
- (8) Every Stratix II GX device has at least two enhanced PLLs with one single-ended or differential external feedback input per PLL.

Figure 3–39 shows a top-level diagram of the Stratix II GX device and PLL floorplan.





Figures 3–40 and 3–41 shows the global and regional clocking from the fast PLL outputs and the side clock pins. The connections to the global and regional clocks from the fast PLL outputs, internal drivers, and the CLK pins on the left side of the device are shown in Tables 3–11 and 3–12, respectively.




Figure 3-40. Global & Regional Clock Connections from Center Clock Pins & Fast PLL Outputs Notes (1), (2)

Notes to Figure 3–40:

- (1) EP2SGX30C/D and P2SGX60C/D devices only have two fast PLLs (1 and 2), but the connectivity from these two PLLs to the global and regional clock networks remains the same as shown.
- (2) The global or regional clocks in a fast PLL's quadrant can drive the fast PLL input. A pin or other PLL must drive the global or regional source. The source cannot be driven by internally generated logic before driving the fast PLL.




Figure 3-41. Global & Regional Clock Connections from Corner Clock Pins & Fast PLL Outputs Notes (1), (2)

Notes to Figure 3-41:

- (1) The corner fast PLLs can also be driven through the global or regional clock networks. The global or regional clock input to the fast PLL can be driven from another PLL, a pin-driven global or regional clock, or internally generated global signals.
- (2) EP2SGX30C/D and EP2SGX60C/D devices only have two fast PLLs (1 and 2); they do not contain corner fast PLLs.

Left Side Global & Regional Clock					0)	7	2	3	2	(5	9)	7
Network Connectivity	CLKO	CLK1	CLK2	CLK3	RCLKO	RCLK1	RCL	RCL	RCLK4	RCLK5	RCLK6	RCLK7
Clock pins												
CLK0p	✓	✓			✓				✓			
CLK1p	✓	✓				✓				✓		
CLK2p			✓	✓			✓				✓	
CLK3p			✓	✓				✓				✓
Drivers from internal logic								•				
GCLKDRV0	✓	✓										

Table 3–11. Global & Regional Clo (Part 2 of 3)	ck Co	nnecti	ons fro	om Lei	t Side	Clock	Pins	& Fasi	PLL (Output	S	
Left Side Global & Regional Clock Network Connectivity	CLKO	CLK1	CLK2	CLK3	RCLKO	RCLK1	RCLK2	RCLK3	RCLK4	RCLK5	RCLK6	RCLK7
GCLKDRV1	✓	✓										
GCLKDRV2			✓	✓								
GCLKDRV3			✓	✓								
RCLKDRV0					✓				✓			
RCLKDRV1						✓				✓		
RCLKDRV2							✓				✓	
RCLKDRV3								✓				✓
RCLKDRV4					✓				✓			
RCLKDRV5						✓				✓		
RCLKDRV6							✓				✓	
RCLKDRV7								✓				✓
PLL 1 outputs												
c0	✓	✓			✓		✓		✓		✓	
c1	✓	✓				✓		✓		✓		✓
c2			✓	✓	✓		✓		✓		✓	
с3			✓	✓		✓		✓		✓		✓
PLL 2 outputs		•					•	•	•			
c0	\	~				>		~		\		~
c1	~	<			✓		<		<		\	
c2			✓	✓		✓		✓		✓		✓
с3			✓	✓	✓		✓		✓		✓	
PLL 7 outputs												
c0			✓	~		✓		✓				
c1			✓	✓	\		✓					
c2	✓	✓				✓		✓				
с3	✓	✓			✓		✓					
PLL 8 outputs												,
c0			✓	✓					✓		✓	
c1			✓	✓						✓		✓

Table 3–11. Global & Regional Clo (Part 3 of 3)	ck Co	nnecti	ons fro	om Lei	t Side	Clock	Pins	& Fast	PLL (Output	S	
Left Side Global & Regional Clock Network Connectivity	CLKO	CLK1	CLK2	ССКЗ	RCLKO	RCLK1	RCLK2	RCLK3	RCLK4	RCLK5	RCLK6	RCLK7
c2	✓	✓							✓		✓	
с3	✓	✓								✓		✓

Table 3–12. Global & Regional Cl (Part 1 of 2)	ock Co	nnecti	ons fro	om Rig	ght Sid	le Clo	ck Pins	s & Fa	st PLL	Outp	uts	
Right Side Global & Regional Clock Network Connectivity	CLK8	СГК9	CLK10	CLK11	RCLK16	RCLK17	RCLK18	RCLK19	RCLK20	RCLK21	RCLK22	RCLK23
Clock pins												
CLK8p	✓	<			~				\			
CLK9p	✓	<				~				~		
CLK10p			\	~			~				✓	
CLK11p			\	\				~				~
Drivers from internal logic												
GCLKDRV0	✓	\										
GCLKDRV1	✓	✓										
GCLKDRV2			✓	✓								
GCLKDRV3			✓	✓								
RCLKDRV0					✓				✓			
RCLKDRV1						✓				✓		
RCLKDRV2							✓				✓	
RCLKDRV3								✓				✓
RCLKDRV4					✓				✓			
RCLKDRV5						✓				✓		
RCLKDRV6							✓				✓	
RCLKDRV7								✓				✓
PLL 3 outputs		•	•	1								
c0	✓	✓			✓		✓		✓		✓	
c1	✓	✓				✓		✓		✓		✓
c2			✓	✓	✓		✓		✓		✓	

Table 3–12. Global & Regional Cl (Part 2 of 2)	ock Co	nnecti	ons fr	om Rig	ght Sid	le Clo	ck Pin	s & Fa	st PLL	. Outp	uts	
Right Side Global & Regional Clock Network Connectivity	ССК8	СГК9	CLK10	CLK11	RCLK16	RCLK17	RCLK18	RCLK19	RCLK20	RCLK21	RCLK22	RCLK23
c3			✓	✓		✓		✓		✓		✓
PLL 4 outputs	•										•	
c0	~	~				✓		~		✓		✓
c1	✓	✓			✓		✓		✓		✓	
c2			✓	✓		✓		✓		✓		✓
c3			✓	✓	✓		✓		✓		✓	
PLL 9 outputs					ı	ı		ı	ı		•	
c0			✓	✓		✓		✓				
c1			✓	✓	✓		✓					
c2	✓	✓				✓		✓				
c3	✓	✓			✓		✓					
PLL 10 outputs	1				ı	ı		ı	ı			
c0			✓	✓					✓		~	
c1			✓	✓						✓		✓
c2	✓	✓							✓		✓	
с3	✓	✓								✓		✓

Figure 3–42 shows the global and regional clocking from enhanced PLL outputs and top and bottom CLK pins.

CLK15 CLK13 CLK12 CLK14 (2) PLL5 FB PLL11_FB PLL 11 PLL 5 c0 c1 c2 c3 c4 c5 c0 c1 c2 c3 c4 c5 PLL11_OUT[2..0]p PLL5_OUT[2..0]p PLL5_OUT[2..0]n PLL11_OUT[2..0]n ► RCLK31 ► RCLK30 ▶ RCLK29 ► RCLK28 RCLK27 ◀ Regional RCLK26 Clocks RCLK25 RCLK24 ► G15 ► G14 ► G13 ► G12 Global Clocks G4 ► G5 G6 G7 RCLK8 Regional RCLK9 Clocks RCLK10 RCLK11 ➤ RCLK12 ► RCLK13 RCLK14 ► RCLK15 PLL12_OUT[2..0]p → PLL6_OUT[2..0]p PLL12_OUT[2..0]n PLL6_OUT[2..0]n c0 c1 c2 c3 c4 c5 c0 c1 c2 c3 c4 c5 PLL 12 PLL 6 PLL12 FB PLL6_FB (2) CLK4 CLK6 (2) CLK5 CLK7

Figure 3–42. Global & Regional Clock Connections from Top & Bottom Clock Pins & Enhanced PLL Outputs Notes (1), (2)

Notes to Figure 3-42:

- (1) EP2SGX30C and EP2SGX30D devices only have two enhanced PLLs (5 and 6), but the connectivity from these two PLLs to the global and regional clock networks remains the same as shown.
- (2) If the design uses the feedback input, you will lose one (or two, if FBIN is differential) external clock output pin.

The connections to the global and regional clocks from the top clock pins and enhanced PLL outputs is shown in Table 3-13. The connections to the clocks from the bottom clock pins is shown in Table 3-14.

Table 3–13. Global & Region (Part 1 of 2)	nal Clo	ock Co	nnecti	ions fr	om Toj	o Cloc	k Pins	& Enl	nanced	i PLL (Output	s	
Top Side Global & Regional Clock Network Connectivity	DLLCLK	CLK12	CLK13	CLK14	CLK15	RCLK24	RCLK25	RCLK26	RCLK27	RCLK28	RCLK29	RCLK30	RCLK31
Clock pins				•	•				•	•	•		
CLK12p	✓	✓	~			✓				\			
CLK13p	✓	✓	✓				✓				✓		
CLK14p	✓			✓	✓			✓				✓	
CLK15p	✓			✓	✓				✓				✓
CLK12n		✓				✓				✓			
CLK13n			✓				✓				✓		
CLK14n				✓				✓				✓	
CLK15n					✓				✓				✓
Drivers from internal logic	I	I	I	1	I		I	I			I		I
GCLKDRV0		✓											
GCLKDRV1			✓										
GCLKDRV2				✓									
GCLKDRV3					✓								
RCLKDRV0						✓				✓			
RCLKDRV1							✓				✓		
RCLKDRV2								✓				✓	
RCLKDRV3									✓				✓
RCLKDRV4						✓				✓			
RCLKDRV5							✓				✓		
RCLKDRV6								✓				✓	
RCLKDRV7									✓				✓
Enhanced PLL5 outputs	I	I	I		1		I	I	l .	l .	1		I
c0	✓	✓	✓			✓				✓			
c1	✓	✓	✓				✓				✓		
c2	✓			✓	✓			✓				✓	

Table 3–13. Global & Region (Part 2 of 2)	nal Clo	ck Co	nnecti	ons fr	om To _l	Cloc	k Pins	& Enh	anced	I PLL (Output	s	
Top Side Global & Regional Clock Network Connectivity	DLLCLK	CLK12	CLK13	CLK14	CLK15	RCLK24	RCLK25	RCLK26	RCLK27	RCLK28	RCLK29	RCLK30	RCLK31
c3	✓			✓	✓				✓				✓
c4	✓					✓		✓		✓		✓	
c5	✓						✓		✓		✓		✓
Enhanced PLL 11 outputs	•		•	•	•								
c0		✓	✓			✓				✓			
c1		✓	✓				\				✓		
c2				✓	✓			✓				\	
с3				✓	✓				✓				✓
c4						✓		✓		✓		✓	
c5							✓		✓		✓		✓

Table 3–14. Global & Region Outputs (Part 1 of 2)	nal Clo	ck Co	nnecti	ons fro	om Bo	ttom C	lock F	Pins &	Enhan	iced P	LL		
Bottom Side Global & Regional Clock Network Connectivity	DLLCLK	CLK4	CLK5	CLK6	CLK7	RCLK8	RCLK9	RCLK10	RCLK11	RCLK12	RCLK13	RCLK14	RCLK15
Clock pins													
CLK4p	✓	✓	✓			✓				✓			
CLK5p	✓	✓	✓				✓				✓		
CLK6p	✓			✓	✓			✓				\	
CLK7p	✓			✓	✓				✓				✓
CLK4n		✓				✓				✓			
CLK5n			✓				✓				✓		
CLK6n				✓				✓				\	
CLK7n					✓				✓				✓
Drivers from internal logic	•	•	•	•				•		•	•		
GCLKDRV0		✓											
GCLKDRV1			✓										
GCLKDRV2				✓									

Table 3–14. Global & Regio Outputs (Part 2 of 2)	nal Clo	ck Co	nnecti	ons fro	om Bo	ttom C	lock F	Pins &	Enhan	iced P	LL		
Bottom Side Global & Regional Clock Network Connectivity	DLLCLK	CLK4	CLK5	CLK6	CLK7	RCLK8	RCLK9	RCLK10	RCLK11	RCLK12	RCLK13	RCLK14	RCLK15
GCLKDRV3					✓								
RCLKDRV0						✓				✓			
RCLKDRV1							✓				✓		
RCLKDRV2								✓				✓	
RCLKDRV3									✓				✓
RCLKDRV4						✓				✓			
RCLKDRV5							✓				✓		
RCLKDRV6								✓				✓	
RCLKDRV7									✓				✓
Enhanced PLL 6 outputs	1	ı		ı		ı		ı	ı	ı	ı	ı	
c0	✓	✓	✓			✓				✓			
c1	✓	✓	✓				✓				✓		
c2	✓			✓	✓			✓				✓	
с3	✓			✓	✓				✓				✓
c4	✓					✓		✓		✓		✓	
c5	✓						✓		✓		✓		✓
Enhanced PLL 12 outputs	•		•		•								
c0		~	~			~				✓			
c1		✓	✓				>				~		
c2				✓	✓			✓				✓	
с3				✓	✓				✓				✓
c4						✓		✓		✓		✓	
c5							✓		✓		✓		✓

Enhanced PLLs

Stratix II GX devices contain up to four enhanced PLLs with advanced clock management features. These features include support for external clock feedback mode, spread-spectrum clocking, and counter cascading. Figure 3–43 shows a diagram of the enhanced PLL.




Figure 3–43. Stratix II GX Enhanced PLL Note (1)


Notes to Figure 3-43:

- Each clock source can come from any of the four clock pins that are physically located on the same side of the device as the PLL.
- (2) If the feedback input is used, you will lose one (or two, if FBIN is differential) external clock output pin.
- (3) Each enhanced PLL has three differential external clock outputs or six single-ended external clock outputs.

Fast PLLs

Stratix II GX devices contain up to four fast PLLs with high-speed serial interfacing ability. The fast PLLs offer high-speed outputs to manage the high-speed differential I/O interfaces. Figure 3–44 shows a diagram of the fast PLL.

Figure 3-44. Stratix II GX Device Fast PLL



Notes to Figure 3-44:

- (1) The global or regional clock input can be driven by an output from another PLL or a pin-driven global or regional clock. It cannot be driven by internally-generated global signals.
- (2) In high-speed differential I/O support mode, this high-speed PLL clock feeds the serializer (SERDES) circuitry. Stratix II GX devices only support one rate of data transfer per fast PLL in high-speed differential I/O support mode.
- (3) This signal is a differential I/O SERDES control signal.
- (4) Stratix II GX fast PLLs only support manual clock switchover.



Refer to the *PLLs in Stratix II GX Devices* chapter in Volume 2 of the *Stratix II GX Device Handbook* for more information on enhanced and fast PLLs. Refer to the "High-Speed Differential I/O with DPA Support" section for more information on high-speed differential I/O support.

I/O Structure

The Stratix II GX IOEs provide many features, including:

- Dedicated differential and single-ended I/O buffers
- 3.3-V, 64-bit, 66-MHz PCI compliance
- 3.3-V, 64-bit, 133-MHz PCI-X 1.0 compliance
- Joint Test Action Group (JTAG) boundary-scan test (BST) support
- On-chip driver series termination
- On-chip termination for differential standards
- Programmable pull-up during configuration
- Output drive strength control
- Tri-state buffers
- Bus-hold circuitry
- Programmable pull-up resistors
- Programmable input and output delays
- Open-drain outputs
- DQ and DQS I/O pins
- Double data rate (DDR) registers

The IOE in Stratix II GX devices contains a bidirectional I/O buffer, six registers, and a latch for a complete embedded bidirectional single data rate or DDR transfer. Figure 3–45 shows the Stratix II GX IOE structure. The IOE contains two input registers (plus a latch), two output registers, and two output enable registers. The design can use both input registers and the latch to capture DDR input and both output registers to drive DDR outputs. Additionally, the design can use the output enable (OE) register for fast clock-to-output enable timing. The negative edge-clocked OE register is used for DDR SDRAM interfacing. The Quartus II software automatically duplicates a single OE register that controls multiple output or bidirectional pins.




Figure 3-45. Stratix II GX IOE Structure

The IOEs are located in I/O blocks around the periphery of the Stratix II GX device. There are up to four IOEs per row I/O block and four IOEs per column I/O block. The row I/O blocks drive row, column, or direct link interconnects. The column I/O blocks drive column interconnects.

Figure 3–46 shows how a row I/O block connects to the logic array.




Figure 3-46. Row I/O Block Connection to the Interconnect

Note to Figure 3-46:

(1) The 32 data and control signals consist of eight data out lines: four lines each for DDR applications io_dataouta[3..0] and io_dataoutb[3..0], four output enables io_oe[3..0], four input clock enables io_ce_in[3..0], four output clock enables io_ce_out[3..0], four clocks io_clk[3..0], four asynchronous clear and preset signals io_aclr/apreset[3..0], and four synchronous clear and preset signals io_sclr/spreset[3..0].

Figure 3–47 shows how a column I/O block connects to the logic array.




Figure 3-47. Column I/O Block Connection to the Interconnect

Note to Figure 3-47:

(1) The 32 data and control signals consist of eight data out lines: four lines each for DDR applications io_dataouta[3..0] and io_dataoutb[3..0], four output enables io_oe[3..0], four input clock enables io_ce_in[3..0], four output clock enables io_ce_out[3..0], four clocks io_clk[3..0], four asynchronous clear and preset signals io_aclr/apreset[3..0], and four synchronous clear and preset signals io_sclr/spreset[3..0].

There are 32 control and data signals that feed each row or column I/O block. These control and data signals are driven from the logic array. The row or column IOE clocks, io_clk[7..0], provide a dedicated routing resource for low-skew, high-speed clocks. I/O clocks are generated from global or regional clocks (refer to the "PLLs & Clock Networks" section).

Figure 3–48 illustrates the signal paths through the I/O block.




Figure 3-48. Signal Path Through the I/O Block

Each IOE contains its own control signal selection for the following control signals: oe, ce_in, ce_out, aclr/apreset, sclr/spreset, clk_in, and clk_out. Figure 3–49 illustrates the control signal selection.




Figure 3-49. Control Signal Selection per IOE Note (1)

Notes to Figure 3–49:

Control signals ce_in, ce_out, aclr/apreset, sclr/spreset, and oe can be global signals even though their control selection multiplexers are not directly fed by the ioe clk [7..0] signals. The ioe clk signals can drive the I/O local interconnect, which then drives the control selection multiplexers.

> In normal bidirectional operation, designers can use the input register for input data requiring fast setup times. The input register can have its own clock input and clock enable separate from the OE and output registers. The output register can be used for data requiring fast clock-to-output performance. Designers can use the OE register for fast clock-to-output enable timing. The OE and output register share the same clock source and the same clock enable source from local interconnect in the associated LAB, dedicated I/O clocks, and the column and row interconnects. Figure 3–50 shows the IOE in bidirectional configuration.




Figure 3–50. Stratix II GX IOE in Bidirectional I/O Configuration Note (1)

Notes to Figure 3-50:

- (1) All input signals to the IOE can be inverted at the IOE.
- (2) The optional PCI clamp is only available on column I/O pins.

The Stratix II GX device IOE includes programmable delays that can be activated to ensure input IOE register-to-logic array register transfers, input pin-to-logic array register transfers, or output IOE register-to-pin transfers.

A path in which a pin directly drives a register can require the delay to ensure zero hold time, whereas a path in which a pin drives a register through combinational logic may not require the delay. Programmable delays exist for decreasing input-pin-to-logic-array and IOE input register delays. The Quartus II Compiler can program these delays to automatically minimize setup time while providing a zero hold time. Programmable delays can increase the register-to-pin delays for output and/or output enable registers. Programmable delays are no longer required to ensure zero hold times for logic array register-to-IOE register transfers. The Quartus II Compiler can create the zero hold time for these transfers. Table 3–15 shows the programmable delays for Stratix II GX devices.

Table 3–15. Stratix II GX Programmable Delay Chain									
Programmable Delays	Quartus II Logic Option								
Input pin to logic array delay	Input delay from pin to internal cells								
Input pin to input register delay	Input delay from pin to input register								
Output pin delay	Delay from output register to output pin								
Output enable register t _{CO} delay	Delay to output enable pin								

The IOE registers in Stratix II GX devices share the same source for clear or preset. The designer can program preset or clear for each individual IOE. The designer can also program the registers to power up high or low after configuration is complete. If programmed to power up low, an asynchronous clear can control the registers. If programmed to power up high, an asynchronous preset can control the registers. This feature prevents the inadvertent activation of another device's active-low input upon power-up. If one register in an IOE uses a preset or clear signal then all registers in the IOE must use that same signal if they require preset or clear. Additionally, a synchronous reset signal is available to the designer for the IOE registers.

Double Data Rate I/O Pins

Stratix II GX devices have six registers in the IOE, which support DDR interfacing by clocking data on both positive and negative clock edges. The IOEs in Stratix II GX devices support DDR inputs, DDR outputs, and bidirectional DDR modes. When using the IOE for DDR inputs, the two input registers clock double rate input data on alternating edges. An input latch is also used in the IOE for DDR input acquisition. The latch holds the data that is present during the clock high times, allowing both bits of data to be synchronous with the same clock edge (either rising or falling). Figure 3–51 shows an IOE configured for DDR input. Figure 3–52 shows the DDR input timing diagram.





Figure 3–51. Stratix II GX IOE in DDR Input I/O Configuration Note (1)

Notes to Figure 3-51:

- (1) All input signals to the IOE can be inverted at the IOE.
- (2) This signal connection is only allowed on dedicated DQ function pins.
- (3) This signal is for dedicated DQS function pins only.
- (4) The optional PCI clamp is only available on column I/O pins.

Figure 3-52. Input Timing Diagram in DDR Mode



When using the IOE for DDR outputs, the two output registers are configured to clock two data paths from ALMs on rising clock edges. These output registers are multiplexed by the clock to drive the output pin at a $\times 2$ rate. One output register clocks the first bit out on the clock high time, while the other output register clocks the second bit out on the clock low time. Figure 3–53 shows the IOE configured for DDR output. Figure 3–54 shows the DDR output timing diagram.





Figure 3–53. Stratix II GX IOE in DDR Output I/O Configuration Notes (1), (2)

Notes to Figure 3-53:

- (1) All input signals to the IOE can be inverted at the IOE.
- (2) The tri-state buffer is active low. The DDIO megafunction represents the tri-state buffer as active-high with an inverter at the OE register data port.
- (3) The optional PCI clamp is only available on column I/O pins.

Figure 3-54. Output Timing Diagram in DDR Mode



The Stratix II GX IOE operates in bidirectional DDR mode by combining the DDR input and DDR output configurations. The negative-edge-clocked OE register holds the OE signal inactive until the falling edge of the clock to meet DDR SDRAM timing requirements.

External RAM Interfacing

In addition to the six I/O registers in each IOE, Stratix II GX devices also have dedicated phase-shift circuitry for interfacing with external memory interfaces, including DDR and DDR2 SDRAM, QDR II SRAM, RLDRAM II, and SDR SDRAM. In every Stratix II GX device, the I/O banks at the top (banks 3 and 4) and bottom (banks 7 and 8) of the device support DQ and DQS signals with DQ bus modes of $\times 4$, $\times 8/\times 9$, $\times 16/\times 18$, or $\times 32/\times 36$. Table 3–16 shows the number of DQ and DQS buses that are supported per device.

Table 3–16. DQS & DQ Bus Mode Support (Part 1 of 2) Note (1)					
Device	Package	Number of ×4 Groups	Number of ×8/×9 Groups	Number of ×16/×18 Groups	Number of ×32/×36 Groups
EP2SGX30	780-pin FineLine BGA	18	8	4	0
EP2SGX60	780-pin FineLine BGA	18	8	4	0
	1,152-pin FineLine BGA	36	18	8	4
EP2SGX90	1,152-pin FineLine BGA	36	18	8	4
	1,508-pin FineLine BGA	36	18	8	4

Table 3–16. DQS & DQ Bus Mode Support (Part 2 of 2) Note (1)					
Device	Package	Number of ×4 Groups	Number of ×8/×9 Groups	Number of ×16/×18 Groups	Number of ×32/×36 Groups
EP2SGX130	1,508-pin FineLine BGA	36	18	8	4

Note to Table 3-16:


(1) Numbers are preliminary until devices are available.

A compensated delay element on each DQS pin automatically aligns input DQS synchronization signals with the data window of their corresponding DQ data signals. The DQS signals drive a local DQS bus in the top and bottom I/O banks. This DQS bus is an additional resource to the I/O clocks and is used to clock DQ input registers with the DQS signal.

The Stratix II GX device has two phase-shifting reference circuits, one on the top and one on the bottom of the device. The circuit on the top controls the compensated delay elements for all DQS pins on the top. The circuit on the bottom controls the compensated delay elements for all DQS pins on the bottom.

Each phase-shifting reference circuit is driven by a system reference clock, which must have the same frequency as the DQS signal. Clock pins CLK [15..12] p feed the phase circuitry on the top of the device and clock pins CLK [7..4] p feed the phase circuitry on the bottom of the device. In addition, PLL clock outputs can also feed the phase-shifting reference circuits. Figure 3–55 shows the phase-shift reference circuit control of each DQS delay shift on the top of the device. This same circuit is duplicated on the bottom of the device.

Figure 3–55. DQS Phase-Shift Circuitry Notes (1), (2)



Notes to Figure 3–55:

- (1) There are up to 18 pairs of DQS and DQSn pins available on the top or the bottom of the Stratix II GX device. There are up to 10 pairs on the right side and 8 pairs on the left side of the DQS phase-shift circuitry.
- (2) The t module represents the DQS logic block.
- (3) Clock pins CLK [15..12] p feed the phase-shift circuitry on the top of the device and clock pins CLK [7..4] p feed the phase circuitry on the bottom of the device. Designers can also use a PLL clock output as a reference clock to the phaseshift circuitry.
- (4) Designers can only use PLL 5 to feed the DQS phase-shift circuitry on the top of the device and PLL 6 to feed the DQS phase-shift circuitry on the bottom of the device.

These dedicated circuits combined with enhanced PLL clocking and phase-shift ability provide a complete hardware solution for interfacing to high-speed memory.



For more information on external memory interfaces, refer to the *External Memory Interfaces in Stratix II GX Devices* chapter in Volume 2 of the *Stratix II GX Device Handbook*.

Programmable Drive Strength

The output buffer for each Stratix II GX device I/O pin has a programmable drive strength control for certain I/O standards. The LVTTL, LVCMOS, SSTL, and HSTL standards have several levels of drive strength that the designer can control. The default setting used in the Quartus II software is the maximum current strength setting that is used to achieve maximum I/O performance. For all I/O standards, the minimum setting is the lowest drive strength that guarantees the $I_{\rm OH}/I_{\rm OL}$ of the standard. Using minimum settings provides signal slew rate control to reduce system noise and signal overshoot.

Table 3–17 shows the possible settings for the I/O standards with drive strength control.

Table 3–17. Programmable Drive Strength Note (1)				
I/O Standard	I _{OH} / I _{OL} Current Strength Setting (mA) for Column I/O Pins	I _{OH} / I _{OL} Current Strength Setting (mA) for Row I/O Pins		
3.3-V LVTTL	24, 20, 16, 12, 8, 4	12, 8, 4		
3.3-V LVCMOS	24, 20, 16, 12, 8, 4	8, 4		
2.5-V LVTTL/LVCMOS	16, 12, 8, 4	12, 8, 4		
1.8-V LVTTL/LVCMOS	12, 10, 8, 6, 4, 2	8, 6, 4, 2		
1.5-V LVCMOS	8, 6, 4, 2	4, 2		
SSTL-2 Class I	12, 8	12, 8		
SSTL-2 Class II	24, 20, 16	16		
SSTL-18 Class I	12, 10, 8, 6, 4	10, 8, 6, 4		
SSTL-18 Class II	20, 18, 16, 8	=		
HSTL-18 Class I	12, 10, 8, 6, 4	12, 10, 8, 6, 4		
HSTL-18 Class II	20, 18, 16	-		
HSTL-15 Class I	12, 10, 8, 6, 4	8, 6, 4		
HSTL-15 Class II	20, 18, 16	-		

Note to Table 3–17:

Open-Drain Output

Stratix II GX devices provide an optional open-drain (equivalent to an open collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices.

Bus Hold

Each Stratix II GX device I/O pin provides an optional bus-hold feature. The bus-hold circuitry can hold the signal on an I/O pin at its last-driven state. Since the bus-hold feature holds the last-driven state of the pin until the next input signal is present, an external pull-up or pull-down resistor is not needed to hold a signal level when the bus is tri-stated.

⁽¹⁾ The Quartus II software default current setting is the maximum setting for each I/O standard.

The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. The designer can select this feature individually for each I/O pin. The bus-hold output drives no higher than $V_{\rm CCIO}$ to prevent overdriving signals. If the bus-hold feature is enabled, the programmable pull-up option cannot be used. Disable the bus-hold feature when the I/O pin has been configured for differential signals.

The bus-hold circuitry uses a resistor with a nominal resistance (RBH) of approximately 7 k Ω to pull the signal level to the last-driven state. Refer to the DC & Switching Characteristics chapter in Volume 1 of the Stratix II GX Device Handbook for the specific sustaining current driven through this resistor and overdrive current used to identify the next-driven input level. This information is provided for each V_{CCIO} voltage level. The bushold circuitry is active only after configuration. When going into user mode, the bus-hold circuit captures the value on the pin present at the end of configuration.

Programmable Pull-Up Resistor

Each Stratix II GX device I/O pin provides an optional programmable pull-up resistor during user mode. If a designer enables this feature for an I/O pin, the pull-up resistor (typically 25 k Ω) holds the output to the V_{CCIO} level of the output pin's bank.

Advanced I/O Standard Support

The Stratix II GX device IOEs support the following I/O standards:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI
- 3.3-V PCI-X mode 1
- LVDS
- LVPECL (on input and output clocks only)
- Differential 1.5-V HSTL class I and II
- Differential 1.8-V HSTL class I and II
- Differential SSTL-18 class I and II
- Differential SSTL-2 class I and II
- 1.5-V HSTL class I and II
- 1.8-V HSTL class I and II
- SSTL-2 class I and II
- SSTL-18 class I and II

Table 3–18 describes the I/O standards supported by Stratix II GX devices.

Table 3–18. Stratix II GX Supported I/O Standards				
I/O Standard	Туре	Input Reference Voltage (V _{REF}) (V)	Output Supply Voltage (V _{CCIO}) (V)	Board Termination Voltage (V _{TT}) (V)
LVTTL	Single-ended	-	3.3	-
LVCMOS	Single-ended	-	3.3	-
2.5 V	Single-ended	-	2.5	-
1.8 V	Single-ended	-	1.8	-
1.5-V LVCMOS	Single-ended	-	1.5	-
3.3-V PCI	Single-ended	-	3.3	-
3.3-V PCI-X mode 1	Single-ended	-	3.3	-
LVDS	Differential	-	2.5 (3)	-
LVPECL (1)	Differential	-	3.3	-
HyperTransport technology	Differential	-	2.5 (3)	-
Differential 1.5-V HSTL class I and II (2)	Differential	0.75	1.5	0.75
Differential 1.8-V HSTL class I and II (2)	Differential	0.90	1.8	0.90
Differential SSTL-18 class I and II (2)	Differential	0.90	1.8	0.90
Differential SSTL-2 class I and II (2)	Differential	1.25	2.5	1.25
1.2-V HSTL	Voltage-referenced	0.6	1.2	0.6
1.5-V HSTL class I and II	Voltage-referenced	0.75	1.5	0.75
1.8-V HSTL class I and II	Voltage-referenced	0.9	1.8	0.9
SSTL-18 class I and II	Voltage-referenced	0.90	1.8	0.90
SSTL-2 class I and II	Voltage-referenced	1.25	2.5	1.25

Notes to Table 3–18:

- (1) This I/O standard is only available on input and output column clock pins.
- (2) This I/O standard is only available on input clock pins and DQS pins in I/O banks 3, 4, 7, and 8, and output clock pins in I/O banks 9,10, 11, and 12.
- (3) \hat{V}_{CCIO} is 3.3 V when using this I/O standard in input and output column clock pins (in I/O banks 3, 4, 7, 8, 9, 10, 11, and 12).



For more information on I/O standards supported by Stratix II GX I/O banks, refer to the *Selectable I/O Standards in Stratix II GX Devices* chapter in Volume 2 of the *Stratix II GX Device Handbook*.

Stratix II GX devices contain six I/O banks and four enhanced PLL external clock output banks, as shown in Figure 3–56. The two I/O banks on the left of the device contain circuitry to support source-synchronous, high-speed differential I/O for LVDS inputs and outputs. These banks support all Stratix II GX I/O standards except PCI or PCI-X I/O pins, and SSTL-18 class II and HSTL outputs. The top and bottom I/O banks support all single-ended I/O standards. Additionally, enhanced PLL external clock output banks allow clock output capabilities such as differential support for SSTL and HSTL.




Figure 3–56. Stratix II GX I/O Banks Notes (1), (2)

Notes to Figure 3–56:

- Figure 3–56 is a top view of the silicon die that corresponds to a reverse view for flip-chip packages. It is a graphical representation only.
- (2) Depending on the size of the device, different device members have different numbers of V_{REF} groups. Refer to the pin list and the Quartus II software for exact locations.
- (3) Banks 9 through 12 are enhanced PLL external clock output banks.
- (4) Horizontal I/O banks feature SERDES and DPA circuitry for high speed differential I/O standards. See the High Speed Differential I/O Interfaces in Stratix II Devices chapter in Volume 2 of the Stratix II Device Handbook 2 for more information on differential I/O standards.

Each I/O bank has its own VCCIO pins. A single device can support 1.5-, 1.8-, 2.5-, and 3.3-V interfaces; each bank can support a different $V_{\rm CCIO}$ level independently. Each bank also has dedicated VREF pins to support the voltage-referenced standards (such as SSTL-2).

Each I/O bank can support multiple standards with the same $V_{\rm CCIO}$ for input and output pins. Each bank can support one $V_{\rm REF}$ voltage level. For example, when $V_{\rm CCIO}$ is 3.3 V, a bank can support LVTTL, LVCMOS, and 3.3-V PCI for inputs and outputs.

On-Chip Termination

Stratix II GX devices provide differential (for the LVDS technology I/O standard) and series on-chip termination to reduce reflections and maintain signal integrity. On-chip termination simplifies board design by minimizing the number of external termination resistors required. Termination can be placed inside the package, eliminating small stubs that can still lead to reflections.

Stratix II GX devices provide three types of termination:

- Differential termination (R_D)
- Series termination (R_S) without calibration
- Series termination (R_S) with calibration

Table 3–19 shows the Stratix II GX on-chip termination support per I/O bank

Table 3–19. On-Chip Termination Support by I/O Banks (Part 1 of 2)				
On-Chip Termination Support	I/O Standard Support	Top & Bottom Banks (3, 4, 7, 8)	Left Bank (1, 2)	
Series termination without	3.3-V LVTTL	✓	✓	
calibration	3.3-V LVCMOS	✓	✓	
	2.5-V LVTTL	✓	✓	
	2.5-V LVCMOS	✓	✓	
	1.8-V LVTTL	✓	✓	
	1.8-V LVCMOS	✓	✓	
	1.5-V LVTTL	✓	✓	
	1.5-V LVCMOS	✓	✓	
	SSTL-2 class I and II	✓	✓	
	SSTL-18 class I	✓	✓	
	SSTL-18 class II	✓		
	1.8-V HSTL class I	✓	✓	
	1.8-V HSTL class II	✓		
	1.5-V HSTL class I	✓	✓	
	1.2-V HSTL	✓		

Table 3–19. On-Chip Termination Support by I/O Banks (Part 2 of 2)								
On-Chip Termination Support	I/O Standard Support	Top & Bottom Banks (3, 4, 7, 8)	Left Bank (1, 2)					
Series termination with	3.3-V LVTTL	✓						
calibration	3.3-V LVCMOS	✓						
	2.5-V LVTTL	✓						
	2.5-V LVCMOS	✓						
	1.8-V LVTTL	✓						
	1.8-V LVCMOS	✓						
	1.5-V LVTTL	✓						
	1.5-V LVCMOS	✓						
	SSTL-2 class I and II	✓						
	SSTL-18 class I and II	✓						
	1.8-V HSTL class I	✓						
	1.8-V HSTL class II	✓						
	1.5-V HSTL class I	✓						
	1.2-V HSTL	✓						
Differential termination (1)	LVDS		✓					
	HyperTransport technology		✓					

Note to Table 3-19:

(1) Clock pins CLK1, CLK3, CLK9, CLK11, and pins FPLL [7..10] CLK do not support differential on-chip termination. Clock pins CLK0, CLK2, CLK8, and CLK10 do support differential on-chip termination. Clock pins in the top and bottom banks (CLK [4..7, 12..15]) do not support differential on-chip termination.

Differential On-Chip Termination

Stratix II GX devices support internal differential termination with a nominal resistance value of 100 for LVDS input receiver buffers. LVPECL input signals (supported on clock pins only) require an external termination resistor. Differential on-chip termination is supported across the full range of supported differential data rates as shown in the *High-Speed I/O Specifications* section of the *DC & Switching Characteristics* chapter in Volume 1 of the *Stratix II GX Device Handbook*.



For more information on differential on-chip termination, refer to the *High-Speed Differential I/O Interfaces with DPA in Stratix II GX Devices* chapter in Volume 2 of the *Stratix II GX Device Handbook*.

For more information on tolerance specifications for differential on-chip termination, refer to the *DC & Switching Characteristics* chapter in Volume 1 of the *Stratix II GX Device Handbook*.

On-Chip Series Termination without Calibration

Stratix II GX devices support driver impedance matching to provide the I/O driver with controlled output impedance that closely matches the impedance of the transmission line. As a result, reflections can be significantly reduced. Stratix II GX devices support on-chip series termination for single-ended I/O standards with typical $R_{\rm S}$ values of 25 and 50 Ω Once matching impedance is selected, current drive strength is no longer selectable. Table 3–19 on page 3–88 shows the list of output standards that support on-chip series termination without calibration.

For more information on series on-chip termination supported by Stratix II GX devices, refer to the *Selectable I/O Standards in Stratix II GX Devices* chapter in Volume 2 of the *Stratix II GX Device Handbook*.

For more information on tolerance specifications for on-chip termination without calibration, refer to the *DC & Switching Characteristics* chapter in Volume 1 of the *Stratix II GX Device Handbook*.

On-Chip Series Termination with Calibration

Stratix II GX devices support on-chip series termination with calibration in column I/O pins in top and bottom banks. There is one calibration circuit for the top I/O banks and one circuit for the bottom I/O banks. Each on-chip series termination calibration circuit compares the total impedance of each I/O buffer to the external 25- Ω or 50- Ω resistors connected to the RUP and RDN pins, and dynamically enables or disables the transistors until they match. Calibration occurs at the end of device configuration. Once the calibration circuit finds the correct impedance, it powers down and stops changing the characteristics of the drivers.

For more information on series on-chip termination supported by Stratix II GX devices, refer to the *Selectable I/O Standards in Stratix II GX Devices* chapter in Volume 2 of the *Stratix II GX Device Handbook*.

For more information on tolerance specifications for on-chip termination with calibration, refer to the *DC & Switching Characteristics* chapter in Volume 1 of the *Stratix II GX Device Handbook*.

MultiVolt I/O Interface

The Stratix II GX architecture supports the MultiVoltTM I/O interface feature that allows Stratix II GX devices in all packages to interface with systems of different supply voltages. The Stratix II GX VCCINT pins must always be connected to a 1.2-V power supply. With a 1.2-V V_{CCINT} level, input pins are 1.5-, 1.8-, 2.5-, and 3.3-V tolerant. The VCCIO pins can be connected to either a 1.5-, 1.8-, 2.5-, or 3.3-V power supply, depending on the output requirements. The output levels are compatible with systems of the same voltage as the power supply (for example, when VCCIO pins are connected to a 1.5-V power supply, the output levels are compatible with 1.5-V systems). The Stratix II GX VCCPD power pins must be connected to a 3.3-V power supply. These power pins are used to supply the pre-driver power to the output buffers, which increases the performance of the output pins. The VCCPD pins also power configuration input pins and JTAG input pins.

Table 3–20 summarizes Stratix II GX MultiVolt I/O support.

Table 3-2	Table 3–20. Stratix II GX MultiVolt I/O Support Note (1)										
v (v)	Input Signal (V)						Ou	tput Sig	nal (V)		
V _{CCIO} (V)	1.2	1.5	1.8	2.5	3.3	1.2	1.5	1.8	2.5	3.3	5.0
1.2	(4)	√ (2)	√ (2)	√ (2)	√ (2)	√ (4)					
1.5	(4)	✓	✓	√ (2)	√ (2)	√ (3)	✓				
1.8	(4)	✓	✓	√ (2)	√ (2)	√ (3)	√ (3)	✓			
2.5	(4)			✓	✓	√ (3)	√ (3)	√ (3)	✓		
3.3	(4)			✓	✓	√ (3)	√ (3)	√ (3)	√ (3)	✓	✓

Notes to Table 3-20:

- (1) To drive inputs higher than $V_{\rm CCIO}$ but less than 4.0 V, disable the PCI clamping diode and select the **Allow LVTTL and LVCMOS input levels to overdrive input buffer** option in the Quartus II software.
- (2) The pin current may be slightly higher than the default value. You must verify that the driving device's V_{OL} maximum and V_{OH} minimum voltages do not violate the applicable Stratix II GX V_{IL} maximum and V_{IH} minimum voltage specifications.
- (3) Although V_{CCIO} specifies the voltage necessary for the Stratix II GX device to drive out, a receiving device powered at a different level can still interface with the Stratix II GX device if it has inputs that tolerate the V_{CCIO} value.
- (4) Stratix II GX devices support 1.2-V HSTL. They do not support 1.2-V LVTTL and 1.2-V LVCMOS.

The TDO and nCEO pins are powered by V_{CCIO} of the bank that they reside. TDO is in I/O bank 4 and nCEO is in I/O bank 7. Ideally, the V_{CC} supplies for the I/O buffers of any two connected pins are at the same voltage level. This may not always be possible depending on the V_{CCIO} level of TDO and nCEO pins on master devices and the configuration voltage level

chosen by V_{CCSEL} on slave devices. Master and slave devices can be in any position in the chain. Master indicates that it is driving out TDO or nCEO to a slave device. For multi-device passive configuration schemes, the nCEO pin of the master device will be driving the nCE pin of the slave device. The VCCSEL pin on the slave device selects which input buffer is used for nCE. When V_{CCSEL} is logic high, it selects the 1.8-V/1.5-V buffer powered by V_{CCIO} . When V_{CCSEL} is logic low it selects the 3.3-V/2.5-V input buffer powered by V_{CCPD} . The ideal case is to have the V_{CCIO} of the nCEO bank in a master device match the V_{CCSEL} settings for the nCE input buffer of the slave device it is connected to, but that may not be possible depending on the application. Table 3–21 contains board design recommendations to ensure that nCEO can successfully drive nCE for all power supply combinations.

Table 3–21. Board Design Recommendations for nCEO & nCE Input Buffer Power									
nCE Input Buffer Power in	S	Stratix II GX nCEO V _{CCIO} Voltage Level in I/O Bank 7							
I/O Bank 3	$V_{CC10} = 3.3 \text{ V} V_{CC10} = 2.5 \text{ V} V_{CC10} = 1.8 \text{ V} V_{CC10} = 1.5 \text{ V} V_{CC1}$								
VCCSEL high (V _{CCIO} Bank 3 = 1.5 V)	√ (1), (2)	✓ (3), (4)	√ (5)	✓	~				
VCCSEL high (V _{CCIO} Bank 3 = 1.8 V)	✓ (1), (2)	✓ (3), (4)	~	✓	Level shifter required				
VCCSEL low (nCE powered by V _{CCPD} = 3.3 V)	✓	√ (4)	√ (6)	Level shifter required	Level shifter required				

Notes to Table 3-21:

- (1) Input buffer is 3.3-V tolerant.
- (2) The nCEO output buffer meets V_{OH} (MIN) = 2.4 V.
- (3) Input buffer is 2.5-V tolerant.
- (4) The nCEO output buffer meets V_{OH} (MIN) = 2.0 V.
- (5) Input buffer is 1.8-V tolerant.
- (6) An external $250-\Omega$ pull-up resistor is not required, but recommended if signal levels on the board are not optimal.

For JTAG chains, the TDO pin of the first device will be driving the TDI pin of the second device in the chain. The V_{CCSEL} input on JTAG input I/O cells (TCK, TMS, TDI, and TRST) is internally hardwired to GND selecting the 3.3-V/2.5-V input buffer powered by V_{CCPD} . The ideal case is to have the V_{CCIO} of the TDO bank from the first device to match the V_{CCSEL}

settings for TDI on the second device, but that may not be possible depending on the application. Table 3–22 contains board design recommendations to ensure proper JTAG chain operation.

Davis	TDI Input	Sti	_{CCIO} Voltage Le	4			
Device	Buffer Power	V _{CC10} = 3.3 V V _{CC10} = 2.5 V V _{CC10} = 1.8 V V _{CC10} = 1.5 V V _{CC10}					
Stratix II GX	Always V _{CCPD} (3.3 V)	√ (1)	√ (2)	√ (3)	Level shifter required	Level shifter required	
Non- Stratix II GX	VCC = 3.3 V	√ (1)	√ (2)	√ (3)	Level shifter required	Level shifter required	
	VCC = 2.5 V	√ (1), (4)	√ (2)	√ (3)	Level shifter required	Level shifter required	
	VCC = 1.8 V	✓ (1), (4)	✓ (2), (5)	~	Level shifter required	Level shifter required	
	VCC = 1.5 V	√ (1), (4)	√ (2), (5)	√ (6)	✓	✓	

Notes to Table 3-22:

- (1) The TDO output buffer meets V_{OH} (MIN) = 2.4 V.
- (2) The TDO output buffer meets V_{OH} (MIN) = 2.0 V.
- (3) An external 250-Ωpull-up resistor is not required, but recommended if signal levels on the board are not optimal.
- (4) Input buffer must be 3.3-V tolerant.
- (5) Input buffer must be 2.5-V tolerant.
- (6) Input buffer must be 1.8-V tolerant.

High-Speed Differential I/O with DPA Support

Stratix II GX devices contain dedicated circuitry for supporting differential standards at speeds up to 1 gigabit per second (Gbps). The LVDS differential I/O standards are supported in the Stratix II GX device. In addition, the LVPECL I/O standard is supported on input and output clock pins on the top and bottom I/O banks.

The high-speed differential I/O circuitry supports the following high-speed I/O interconnect standards and applications:

- SPI-4 Phase 2 (POS-PHY Level 4)
- SFI-4
- Parallel RapidIOTM standard

There are two dedicated high-speed PLLs in the EP2SGX30 device and four dedicated high-speed PLLs in the EP2SGX60, EP2SGX90, and EP2SGX130 devices to multiply reference clocks and drive high-speed differential SERDES channels.

Tables 3–23 through 3–26 show the number of channels that each Fast PLL can clock in each of the Stratix II GX devices. In Tables 3–23 through 3–26 the first row for each transmitter or receiver provides the number of channels driven directly by the PLL. The second row below it shows the maximum channels a Fast PLL can drive if cross bank channels are used from the adjacent center Fast PLL. For example, in the 780-pin FineLine BGA® EP2SGX30 device, PLL 1 can drive a maximum of 16 transmitter channels in I/O bank 1 or a maximum of 29 transmitter channels in I/O banks 1 and 2. The Quartus II software can also merge receiver and transmitter PLLs when a receiver is driving a transmitter. In this case, one fast PLL can drive both the maximum numbers of receiver and transmitter channels.

Table 3–23. EP2SGX30 Device Differential Channels Note (1)								
Center Fast PLLs Package								
Package	Transmitter/Receiver	Total Channels	PLL1	PLL2				
780-pin FineLine BGA	Transmitter	29	16	13				
	Receiver	31	17	14				

Table 3–24. EP2SGX60 Device Differential Channels Note (1)									
Package	Transmitter/Receiver	Total Channels	Center Fast PLLs		Corner Fast PLLs				
Гаскауе	mansimiler/neceiver	TOTAL CHAINEIS	PLL1	PLL2	PLL7	PLL8			
780-pin FineLine BGA	Transmitter	29	16	13					
	Receiver	31	17	14					
1,152-pin FineLine BGA	Transmitter	42	21	21	21	21			
	Receiver	42	21	21	21	21			

Table 3–25. EP2SGX90 Device Differential Channels Note (1)									
Package			Center Fast PLLs				Corner F	ner Fast PLLs	
Гаскауе	Transmitter/Receiver	Channels	PLL1	PLL2	PLL7	PLL8			
1,152-pin FineLine BGA	Transmitter	45	23	22	23	22			
	Receiver	47	23	24	23	24			
1,508-pin FineLine BGA	Transmitter	59	30	29	29	29			
	Receiver	59	30	29	29	29			

Table 3–26. EP2SGX130 Device Differential Channels Note (1)									
Dookogo	Transmitter/Passiver	Total	Total Center Fast PLLs Corner Fast F			Fast PLLs			
Package	Transmitter/Receiver	Channels	PLL1	PLL2	PLL7	PLL8			
1508-pin FineLine BGA	Transmitter	71	37	41	37	41			
	Receiver	73	37	41	37	41			

Note to Tables 3-23 through 3-26:

Therefore, the total number of channels is not the addition of the number of channels accessible by PLLs 1, 2, 3, and 4 with the number of channels accessible by PLLs 7, 8, 11, and 12.

Dedicated Circuitry with DPA Support

Stratix II GX devices support source-synchronous interfacing with LVDS signaling at up to 1 Gbps. Stratix II GX devices can transmit or receive serial channels along with a low-speed or high-speed clock.

The receiving device PLL multiplies the clock by an integer factor W=1 through 32. The SERDES factor J determines the parallel data width to deserialize from receivers or to serialize for transmitters. The SERDES factor J can be set to 4, 5, 6, 7, 8, 9, or 10 and does not have to equal the PLL clock-multiplication W value. A design using the dynamic phase aligner also supports all of these J factor values. For a J factor of 1, the Stratix II GX device bypasses the SERDES block. For a J factor of 2, the Stratix II GX device bypasses the SERDES block, and the DDR input and output registers are used in the IOE. Figure 3–57 shows the block diagram of the Stratix II GX transmitter channel.

The total number of receiver channels includes the four non-dedicated clock channels that can be optionally used as data channels.

Data from R4, R24, C4, or direct link interconnect

Up to 1 Gbps

Local Interconnect

Up to 1 Gbps

diffioclk

refclk

Fast PLL

Regional or global clock

Figure 3-57. Stratix II GX Transmitter Channel

Each Stratix II GX receiver channel features a DPA block for phase detection and selection, a SERDES, a synchronizer, and a data realigner circuit. You can bypass the dynamic phase aligner without affecting the basic source-synchronous operation of the channel. In addition, you can dynamically switch between using the DPA block or bypassing the block via a control signal from the logic array. Figure 3–58 shows the block diagram of the Stratix II GX receiver channel.




Figure 3-58. Stratix II GX Receiver Channel

An external pin or global or regional clock can drive the fast PLLs, which can output up to three clocks: two multiplied high-speed clocks to drive the SERDES block and/or external pin, and a low-speed clock to drive the logic array. In addition, eight phase-shifted clocks from the VCO can feed to the DPA circuitry. For more information on the fast PLL, see the *PLLs in Stratix II GX Devices* chapter in Volume 2 of the *Stratix II GX Handbook*.

The eight phase-shifted clocks from the fast PLL feed to the DPA block. The DPA block selects the closest phase to the center of the serial data eye to sample the incoming data. This allows the source-synchronous circuitry to capture incoming data correctly regardless of the channel-to-channel or clock-to-channel skew. The DPA block locks to a phase closest to the serial data phase. The phase-aligned DPA clock is used to write the data into the synchronizer.

The synchronizer sits between the DPA block and the data realignment and SERDES circuitry. Since every channel utilizing the DPA block can have a different phase selected to sample the data, the synchronizer is needed to synchronize the data to the high-speed clock domain of the data realignment and the SERDES circuitry.


For high-speed source synchronous interfaces such as POS-PHY 4 and the Parallel RapidIO standard, the source synchronous clock rate is not a byte- or SERDES-rate multiple of the data rate. Byte alignment is necessary for these protocols since the source synchronous clock does not provide a byte or word boundary since the clock is one half the data rate,

not one eighth. The Stratix II GX device's high-speed differential I/O circuitry provides dedicated data realignment circuitry for user-controlled byte boundary shifting. This simplifies designs while saving ALM resources. The designer can use an ALM-based state machine to signal the shift of receiver byte boundaries until a specified pattern is detected to indicate byte alignment.

Fast PLL & Channel Layout

The receiver and transmitter channels are interleaved such that each I/O bank on the left side of the device has one receiver channel and one transmitter channel per LAB row. Figure 3–59 shows the fast PLL and channel layout in the EP2SGX30C/D and EP2SGX60C/D devices. Figure 3–60 shows the fast PLL and channel layout in EP2SGX60E, EP2SGX90E/F, and EP2SGX130G devices.

Figure 3–59. Fast PLL & Channel Layout in the EP2SGX30C/D & EP2SGX60C/D Devices Note (1)



Note to Figure 3-59:

(1) See Table 3–23 for the number of channels each device supports.




Figure 3–60. Fast PLL & Channel Layout in the EP2SGX60E to EP2SGX130 Devices Note (1)

Note to Figure 3-60:

(1) See Tables 3–24 through Tables 3–26 for the number of channels each device supports.



4. Stratix II GX Source-Synchronous Signaling with DPA

SIIGX51004-1.1

Introduction

The Stratix[®] II GX device family offers high-speed differential I/O capabilities to support source-synchronous communication protocols such as Rapid I/O, XSBI, and SPI-4.2. Stratix II GX devices have the following dedicated circuitry for high-speed differential I/O support:

- Differential I/O buffer
- Transmit serializer
- Receive deserializer
- Data realignment circuit
- Dynamic phase aligner (DPA)
- Synchronizer (FIFO buffer)
- Analog PLLs (fast PLLs)

For high-speed differential interfaces, Stratix II GX devices can accommodate a variety of differential I/O standards such as:

- LVDS
- HSTL class I and II
- SSTL class I and II
- LVPECL



HSTL, SSTL, and LVPECL I/O standards can be used only for PLL clock inputs and outputs in differential mode.

I/O Banks

Stratix II GX inputs and outputs are partitioned into banks located on the periphery of the die. The inputs and outputs that support LVDS are located in two banks, both on the left side of the device. LVPECL, HSTL, and SSTL I/O standards are supported on certain top and bottom banks of the die (banks 9 to 12) when used as differential clock inputs and outputs. Banks 3, 4, 7, and 8 can support differential HSTL and SSTL I/O standards if the pins on these banks are used as DQS or DQSn pins. Figure 4–1 shows where the banks and the PLLs are located on the die.




Figure 4–1. I/O Banks Notes (1), (2), (3), (4)

Notes to Figure 4-1:

- Figure 4-1 is a top view of the silicon die that corresponds to a reverse view for flip-chip packages. It is a graphical representation only. See the pin list and Quartus II software for exact locations.
- Depending on the size of the device, different device members have different numbers of V_{REF} groups.
- (3) Differential HSTL and differential SSTL standards are available for bidirectional operations on DQS pin and input only operations on PLL clock input pins. LVDS and LVPECL standards are available for input only operations on PLL clock input pins. Refer to the Selectable I/O Standards in Stratix II & Stratix II GX Devices chapter of volume 2 of the Stratix II GX Device Handbook for more details.
- (4) PLLs 7, 8,11, and 12 are available only in EP2SGX60E, EP2SGX90, and EP2SGX130 devices.
- (5) Quartus II software does not support differential SSTL and differential HSTL standards at left/right I/O banks. Refer to the Selectable I/O Standards in Stratix II & Stratix II GX Devices chapter of volume 2 of the Stratix II GX Device Handbook to implement these standards at these I/O banks.

Table 4–1 lists the differential I/O standards supported by each bank.

	Rov	v I/O (Banks 1 a	& 2)	Column I/O (Banks 3, 4 &	7 through 12)
Туре	Clock Inputs	Clock Outputs	Data or Regular I/O Pins	Clock Inputs	Clock Outputs	Data or Regular I/O Pins
Differential HSTL				✓	✓	(1)
Differential SSTL				✓	✓	(1)
LVPECL	✓	✓	✓	✓	✓	
LVDS	✓	✓	✓	✓		

Note to Table 4–1:

(1) Used as both inputs and outputs on the DQS/DQSn pins.

Differential Transmitter

The Stratix II GX transmitter has dedicated circuitry to provide support for LVDS signaling. The dedicated circuitry consists of a differential buffer, a serializer, and a shared fast PLL. The differential buffer can drive out LVDS signal levels that are statically set in the Quartus® II software. The serializer takes data from a parallel bus up to 10 bits wide from the internal logic, clocks it into the load registers, and serializes it using the shift registers before sending the data to the differential buffer. The most significant bit (MSB) is transmitted first. The load and shift registers are clocked by the diffiorlk clock (a fast PLL clock running at the serial rate) and controlled by the load enable signal generated from the fast PLL. The serialization factor can be statically set to 1, 2, 4, 5, 6, 7, 8, 9, or 10 using the Quartus II software. The load enable signal is automatically generated by the fast PLL and is derived from the serialization factor setting. Figure 4–2 is a block diagram of the Stratix II GX transmitter.




Figure 4–2. Stratix II GX Transmitter Block Diagram

Table 4–2 shows the total number of differential channels available in Stratix II GX devices. Non-dedicated clocks in the left bank can also be used as data receiver channels. The total number of receiver channels includes these four non-dedicated clock channels. Pin migration is available for different size devices in the same package.

Table 4–2. Differential Channels in Stratix II GX Devices (Part 1 of 2) Notes (1), (2), (3)							
Device	780-Pin FineLine BGA	1,152-Pin FineLine BGA	1,508-Pin FineLine BGA				
EP2SGX30	29 transmitters and 31 receivers						
EP2SGX60	29 transmitters and 31 receivers	42 transmitters and 42 receivers					
EP2SGX90		45 transmitters and 47 receivers	59 transmitters and 59 receivers				

Table 4–2. Differential Channels in Stratix II GX Devices (Part 2 of 2) Notes (1), (2), (3)							
Device 780-Pin FineLine 1,152-Pin FineLine BGA BGA BGA							
EP2SGX130			71 transmitters and 73 receivers				

Notes to Table 4–2:

- (1) Pin count does not include dedicated PLL input and output pins.
- (2) The total number of receiver channels includes the four non-dedicated clock channels that can optionally be used as data channels.
- (3) EP2SGX30CF780 devices with four transceiver channels are vertically migratable to EP2SGX60CF780 devices with four transceiver channels. EP2SGX30DF780 devices with eight transceiver channels are vertically migratable to EP2SGX60DF780 devices with eight transceiver channels. EP2SGX60EF1152 devices with 12 transceiver channels are vertically migratable to EP2SGX90EF1152 devices with 12 transceiver channels. EP2SGX90FF1508 devices with 16 transceiver channels are vertically migratable to EP2SGX130GF1508 devices with 20 transceiver channels.

Each Stratix II GX transmitter data channel can be configured to operate as a transmitter clock output. This flexibility allows the designer to place the output clock near the data outputs to simplify board layout and reduce clock-to-data skew. Different applications often require specific clock to data alignments or specific data rate to clock rate factors. The transmitter can output a clock signal at the same rate as the data with a maximum frequency of 717 MHz. The output clock can also be divided by a factor of 2, 4, 8, or 10. The phase of the clock in relation to the data can be set at 0° or 180° (edge or center aligned). The fast PLL provides additional support for other phase shifts in 45° increments. These settings are made statically in the Quartus II software. Figure 4–3 shows the Stratix II GX transmitter in clock output mode.




Figure 4-3. Stratix II GX Transmitter in Clock Output Mode

The Stratix II GX serializer can be bypassed to support DDR and SDR operations. The I/O element (IOE) contains two data output registers, and each register can operate in either DDR or SDR mode. The clock source for the registers in the IOE can come from the fast PLL, the enhanced PLL, or any routing resource. Figure 4–4 shows the bypass path.

IOE Supports SDR, DDR, or Non-Registered Data Path

IOE

Txclkout+
Txclkout
Not used (connection exists)

Figure 4–4. Stratix II GX Serializer Bypass

Differential Receiver

The Stratix II GX receiver has dedicated circuitry to support high-speed LVDS signaling, along with enhanced data reception. Each receiver consists of a differential buffer, dynamic phase aligner (DPA),

synchronization FIFO buffer, data realignment circuit, deserializer, and a shared fast PLL. The differential buffer receives LVDS signal levels, which are statically set by the Quartus II software. The DPA block aligns the incoming data to one of eight clock phases to maximize the receiver's skew margin.

The DPA circuit can be bypassed on a channel-by-channel basis if it is not needed. Designers can set the DPA bypass statically using the Quartus II software or dynamically by using the optional RX_DPLL_ENABLE port. The synchronizer circuit is a 1-bit wide by 6-bit deep FIFO buffer that compensates for any phase difference between the DPA block and the deserializer. If necessary, the data realignment circuit inserts a single bit of latency in the serial bit stream to align the word boundary.

The deserializer includes shift registers and parallel load registers, and sends a maximum of 10 bits to the internal logic. The data path in the Stratix II GX receiver is clocked by either the diffioclk signal or the DPA recovered clock. The deserialization factor can be statically set to 1, 2, 4, 5, 6, 7, 8, 9, or 10 by using the Quartus II software. The fast PLL automatically generates the load enable signal, which is derived from the deserialization factor setting.

Figure 4–5 shows a block diagram of the Stratix II GX receiver.




Figure 4-5. Receiver Block Diagram

The Stratix II GX deserializer, like the serializer, can also be bypassed to support DDR and SDR operations. The DPA and data realignment circuit cannot be used when the deserializer is bypassed. The IOE contains two data input registers that can operate in DDR or SDR mode. The clock source for the registers in the IOE can come from the fast PLL, the enhanced PLL, or any routing resource.

Figure 4–6 shows the bypass path.

IOE Supports SDR, DDR, or Non-Registered Data Path

IOE

Deserializer

DPA

Circuitry

FPGA Fabric

Figure 4–6. Stratix II GX Deserializer Bypass

Receiver Data Realignment Circuit


---- Not Used (Connection Exists)

The data realignment circuit aligns the word boundary of the incoming data by inserting bit latencies into the serial stream. An optional RX_CHANNEL_DATA_ALIGN port controls the bit insertion of each receiver independently controlled from the internal logic. The data slips one bit for every pulse on the RX_CHANNEL_DATA_ALIGN port. The requirements for the RX_CHANNEL_DATA_ALIGN port are as follows:

- The minimum pulse width is one period of the parallel clock in the logic array.
- The minimum low time between pulses is one period of parallel clock.
- There is no maximum high or low time.
- Valid data is available two parallel clock cycles after the rising edge of the RX_CHANNEL_DATA_ALIGN signal.

Figure 4–7 shows receiver output (RX_OUT) after one bit slip pulse with the descrialization factor set to 4.





The data realignment circuit programmable bit rollover point can be set from 1 to 11 bit-times. This rollover point is independent of the deserialization factor. An optional status port, RX_CDA_MAX, is available to the FPGA from each channel to indicate when the preset rollover point is reached.

Dynamic Phase Aligner

The DPA block takes in high-speed serial data from the differential input buffer and selects one of eight phase clocks to sample the data. The DPA chooses a phase closest to the phase of the serial data. The maximum phase offset between the data and the phase-aligned clock is 1/8 UI, which is the maximum quantization error of the DPA. The eight phases are equally divided, giving a 45° resolution. Figure 4-8 shows the possible phase relationships between the DPA clocks and the incoming serial data.




Figure 4-8. DPA Clock Phase to Data Bit Relationship

Each DPA block continuously monitors the phase of the incoming data stream and selects a new clock phase if needed. Use the RX_DPLL_HOLD port to ensure the device does not select a new clock phase. Each channel has an optional RX_DPLL_HOLD port.

The DPA block requires a training pattern and a training sequence of at least 256 repetitions of the training pattern. The training pattern is not fixed, so the designer can use any training pattern with at least one transition. An optional output port, RX_DPA_LOCKED, is available to the internal logic, to indicate when the DPA block has settled on the closest phase to the incoming data phase. The RX_DPA_LOCKED signal deasserts, depending on what is selected in the Quartus II MegaWizard® Plug-In, when either a new phase is selected or when the DPA has moved two phases in the same direction. The data may still be valid even when the RX_DPA_LOCKED is de-asserted. Use data checkers to validate the data when RX_DPA_LOCKED is de-asserted. An independent reset port, RX_RESET, is available to reset the DPA circuitry. The DPA circuit must be retrained after reset.

Synchronizer


The synchronizer is a 1-bit × 6-bit deep FIFO buffer that compensates for the phase difference between the recovered clock from the DPA circuit and the diffioclk that clocks the rest of the logic in the receiver. The synchronizer can only compensate for phase differences, not frequency

differences between the data and the receiver's INCLK. An optional port, RX_FIFO_RESET, is available to the internal logic to reset the synchronizer.

Differential I/O Termination

Stratix II GX devices provide an on-chip $100-\Omega$ differential termination option on each differential receiver channel for LVDS standards (refer to Figure 4–9). The on-chip termination eliminates the need to supply an external termination resistor, simplifying the board design and reducing reflections caused by stubs between the buffer and the termination resistor. Designers can enable on-chip termination in the Quartus II assignments editor. Differential on-chip termination is supported across the full range of supported differential data rates as shown in the DC & Switching Characteristics chapter in volume 1 of the Stratix II GX Device Handbook.

Figure 4-9. On-Chip Differential Termination




Fast PLL

The high-speed differential I/O receiver and transmitter channels use the fast PLL to generate the parallel global clocks (rxclk or txclk) and high-speed clocks (diffioclk). Figure 4–1 shows the locations of the PLLs. The fast PLL VCO operates at the clock frequency of the data rate. Each fast PLL offers a single serial data rate support, but designs can use up to two separate serialization and/or deserialization factors (from the C0 and C1 fast PLL clock outputs). Clock switchover and dynamic fast PLL reconfiguration are available in high-speed differential I/O support mode. For additional information on the fast PLL, refer to the *PLLs in Stratix II & Stratix II GX Devices* chapter in volume 2 of the *Stratix II GX Handbook*.

Figure 4–10 shows a block diagram of the fast PLL in high-speed differential I/O support mode.

Figure 4–10. Fast PLL Block Diagram Note (1)



Notes to Figure 4–10:

- (1) Stratix II GX fast PLLs only support manual clock switchover.
- (2) The global or regional clock input can be driven by an output from another PLL, a pin-driven global or regional clock or internally-generated global signals.
- (3) In high-speed differential I/O support mode, this high-speed PLL clock feeds the SERDES. Stratix II GX devices only support one rate of data transfer per fast PLL in high-speed differential I/O support mode.
- (4) This signal is a high-speed differential I/O support SERDES control signal.

Clocking

The fast PLLs feed the differential receiver and transmitter channels through the LVDS/DPA clock network. The center fast PLLs can independently feed the banks above and below them. The corner PLLs can feed only the banks adjacent to them. Figures 4–11 and 4–12 show the LVDS and DPA clock networks of the Stratix II GX devices.





Figure 4–11. Fast PLL & LVDS/DPA Clock for EP2SGX30C/D & EP2SGX60C/D Devices

Figure 4–12. Fast PLL & LVDS/DPA Clocks for EP2SGX60E, EP2SGX90 & EP2SGX130 Devices




Source Synchronous Timing Budget

This section discusses the timing budget, waveforms, and specifications for source-synchronous signaling in Stratix II GX devices. LVDS standards enable high-speed data transmission. This high data transmission rate results in better overall system performance.

To take advantage of fast system performance, the designer must understand how to analyze timing for these high-speed signals. Timing analysis for the differential block is different from traditional synchronous timing analysis techniques. Rather than focus on clock-to-output and setup times, source-synchronous timing analysis is based on the skew between the data and the clock signals. High-speed differential data transmission requires the use of timing parameters provided by IC vendors and is influenced by board skew, cable skew, and clock jitter. This section defines the source-synchronous differential data orientation timing parameters, the timing budget definitions for Stratix II GX devices, and how to use these timing parameters to determine a design's maximum performance.

Differential Data Orientation


There is a set relationship between an external clock and the incoming data. For operation at 1 Gbps and SERDES factor of 10, the external clock is multiplied by 10, and phase-alignment can be set in the PLL to coincide with the sampling window of each data bit. The data is sampled on the falling edge of the multiplied clock. Figure 4–13 shows the data bit orientation of the $\times 10$ mode.



Differential I/O Bit Position

Data synchronization is necessary for successful data transmission at high frequencies. Figure 4–14 shows the data bit orientation for a receiver channel operating in $\times 8$ mode. Similar positioning exists for the most significant bits (MSBs) and least significant bits (LSBs) after deserialization, as listed in Table 4–3.






Input Timing Waveform

Table 4–3 shows the conventions for differential bit naming for 18 differential channels. The MSB and LSB positions increase with the number of channels used in a system. The same convention applies for larger numbers of channels.

Table 4–3. LVDS Bit Naming						
Receiver Channel Data	Internal 8-Bit Parallel Data					
Number	MSB Position	LSB Position				
1	7	0				
2	15	8				
3	23	16				
4	31	24				
5	39	32				
6	47	40				
7	55	48				
8	63	56				
9	71	64				
10	79	72				
11	87	80				
12	95	88				
13	103	96				
14	111	104				
15	119	112				
16	127	120				
17	135	128				
18	143	136				

Figure 4–15 shows the essential operations and the timing relationship between the clock cycle and the incoming serial data. The bit positions are shown as an example only and do not represent the word boundary for all cases. Word alignment circuit or the bit slipper control circuit is necessary if a specific word boundary is needed.



Output Timing

The output timing waveform in Figure 4–16 shows the relationship between the output clock and the serial output data stream.





Figure 4-16. Output Timing Waveform

Receiver Skew Margin

Changes in system environment, such as temperature, media (cable, connector, or PCB) loading effect, the receiver's setup and hold times, and internal skew, reduce the sampling window for the receiver. The timing margin between the receiver's clock input and the data input sampling window is called Receiver Skew Margin (RSKM). Figure 4–17 shows the relationship between the RSKM and the receiver's sampling window.

Figure 4-17. Differential High-Speed Timing Diagram & Timing Budget

Timing Diagram



Differential Pin Placement Guidelines

To ensure proper high-speed operation, differential pin placement guidelines have been established. The Quartus II Compiler automatically checks that these guidelines are followed and issues an error message if these guidelines are not met. This section provides guidelines for designs with and without DPA usage.

DPA Usage Guidelines

The Stratix II GX device has differential receivers and transmitters that support DPA on the left bank of the device. Each receiver has a dedicated DPA circuit to align the clock phase to the data phase of its associated channel.

When a channel on the left side is used in DPA mode, the design must follow the guidelines listed in this section.

DPA & Single-Ended I/O Pins

An I/O bank with a DPA channel enabled cannot use single-ended I/O pins. This I/O bank can only use differential I/O standards.

Fast PLL & DPA Channel Driving Distance

Each fast PLL can drive up to 25 adjacent channels in DPA mode in a single bank (not including the reference clock channel). All device and package offerings, except for those in the 1,508-pin package, have less than 25 channels in a bank.

Unused channels can be within the 25 limit, but all used channels must be in DPA mode from the same fast PLL. Center fast PLLs can drive two banks simultaneously. Therefore, each center fast PLL on the left side of the Stratix II GX device can drive up to 50 channels (25 on the bank above and 25 on the bank below the fast PLL), as shown in Figure 4–18.

If one center fast PLL drives DPA channels in the bank above and below it, the other center fast PLL cannot drive DPA channels.




Figure 4–18. Driving Capabilities of a Center Fast PLL

Using Corner & Center Fast PLLs

If two fast PLLs drive a differential bank, where the corner PLL drives one group and the center fast PLL drives another group, there must be at least one row of separation between the two groups of DPA channels (see Figure 4–19). The two groups can operate at independent frequencies.

A separation is not necessary if a single fast PLL drives DPA channels as well as non-DPA channels as long as the DPA channels are contiguous.




Figure 4–19. Usage of Corner & Center Fast PLLs Driving DPA Channels in a Single Bank

Using Both Center Fast PLLs

Both center fast PLLs can be used for DPA as long as they drive DPA channels in their adjacent quadrant only. See Figure 4–20.

Both center fast PLLs cannot be used for DPA if one of the fast PLLs drives the top and bottom banks, or if they are driving cross banks (for example, the lower fast PLL drives top bank and top fast PLL drives lower bank).




Figure 4-20. Center Fast PLL Usage when Driving DPA Channels

Non-DPA Differential I/O Usage Guidelines

When a differential channel or channels in the banks on the left side of the device are used in non-DPA mode, designers must adhere to guidelines described in this section.

High-Speed Differential I/O Pins & Single-Ended I/O Pins

Single-ended I/O pins are allowed in the same I/O bank as long as the single-ended I/O standard uses the same $V_{\rm CCIO}$ as the high-speed I/O bank. Single-ended inputs can be in the same LAB row. However, IOE input registers are not available for the single-ended I/O pins placed in the same LAB row as differential I/O pins. The input register must be implemented within the logic array.

Single-ended output pins must be at least one LAB row away from differential I/O pins, as shown in Figure 4–21.




Figure 4–21. Single-Ended Output Pin Placement With Respect to Differential

Fast PLL/Differential I/O Driving Distance

As shown in Figure 4–22, each fast PLL can drive all the channels in the entire bank, except for within the 1,508-pin FineLine BGA package (see the "Differential I/O Pins in the FBGA 1,508-Pin Package Guidelines" section).




Figure 4–22. Fast PLL Driving Capability When Driving Non-DPA Differential Channels

Using Corner & Center Fast PLLs

The corner and center fast PLLs can be used as long as the channels driven by separate fast PLLs do not have their transmitter or receiver channels interleaved. Figure 4–23 shows illegal placement of differential channels when using corner and center fast PLLs.

If one fast PLL is driving transmitter channels only, and the other fast PLL drives receiver channels only, the channels driven by those fast PLLs can overlap each other.

Center fast PLLs can be used for both transmitter and receiver channels.




Figure 4-23. Illegal Placement of Interlaced Duplex Channels in an I/O Bank

Differential I/O Pins in the FBGA 1,508-Pin Package Guidelines

In the 1,508-pin package, channels more than 23 rows away from the center fast PLLs, not including the reference clock row, operate at a reduced rate due to the package routing (see Figure 4–24).




Figure 4-24. Fast & Slow Speed Channels in a 1,508-Pin Package

Board Design Considerations

This section explains how to achieve the optimal performance from the Stratix II GX high-speed I/O block and ensure first-time success in implementing a functional design with optimal signal quality. For more information on board layout recommendations and I/O pin terminations, refer to *AN 224: High-Speed Board Layout Guidelines*.

To achieve the best performance from the device, pay attention to the impedances of traces and connectors, differential routing, and termination techniques. Use this section together with the *Stratix II GX Device Family Data Sheet* in volume 1 of the *Stratix II GX Device Handbook*.

The Stratix II GX high-speed module generates signals that travel over the media at frequencies as high as 1 Gbps. Board designers should use the following guidelines:

- Base board designs on controlled differential impedance. Calculate and compare all parameters such as trace width, trace thickness, and the distance between two differential traces.
- Place external reference resistors as close to receiver input pins as possible.
- Use surface mount components.
- Avoid 90° or 45° corners.
- Use high-performance connectors such as HM-ZD or VHDM connectors for backplane designs. Two suppliers of highperformance connectors are Teradyne Corp (www.teradyne.com) and Tyco International Ltd. (www.tyco.com).
- Design backplane and card traces so that trace impedance matches the connector's or the termination's impedance.
- Keep an equal number of vias for both signal traces.
- Create equal trace lengths to avoid skew between signals. Unequal trace lengths also result in misplaced crossing points and system margins when the TCCS value increases.
- Limit vias because they cause impedance discontinuities.
- Use the common bypass capacitor values such as 0.001, 0.01, and 0.1 μF to decouple the fast PLL power and ground planes.
- Keep switching TTL signals away from differential signals to avoid possible noise coupling.
- Do not route TTL clock signals to areas under or above the differential signals.
- Route signals on adjacent layers orthogonally to each other.

Conclusion

Stratix II GX high-speed differential inputs and outputs, with their DPA and data realignment circuitry, allow users to build a robust multi-Gigabit system. The DPA circuitry allows users to compensate for any timing skews resulting from physical layouts. The data realignment circuitry allows the devices to align the data packet between the transmitter and receiver. Together with the on-chip differential termination, Stratix II GX devices can be used as a single-chip solution for high-speed applications.



5. Configuration & Testing

SIIGX51005-1.0

IEEE Std. 1149.1 JTAG Boundary-Scan Support

All Stratix[®] II GX devices provide Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry that complies with the IEEE Std. 1149.1. JTAG boundary-scan testing can be performed either before or after, but not during configuration. Stratix II GX devices can also use the JTAG port for configuration with the Quartus[®] II software or hardware using either Jam Files (.jam) or Jam Byte-Code Files (.jbc).

Stratix II GX devices support IOE I/O standard setting reconfiguration through the JTAG BST chain. The JTAG chain can update the I/O standard for all input and output pins any time before or during user mode through the CONFIG_IO instruction. Designers can use this capability for JTAG testing before configuration when some of the Stratix II GX pins drive or receive from other devices on the board using voltage-referenced standards. Since the Stratix II GX device may not be configured before JTAG testing, the I/O pins may not be configured for appropriate electrical standards for chip-to-chip communication. Programming these I/O standards via JTAG allows designers to fully test I/O connections to other devices.

A device operating in JTAG mode uses four required pins, TDI, TDO, TMS, and TCK, and one optional pin, TRST. The TCK pin has an internal weak pull-down resistor, while the TDI, TMS, and TRST pins have weak internal pull-up resistors. The JTAG input pins are powered by the 3.3-V VCCPD pins. The TDO output pin is powered by the VCCIO power supply in I/O bank 4.

Stratix II GX devices also use the JTAG port to monitor the logic operation of the device with the SignalTap® II embedded logic analyzer.

Stratix II GX devices support the JTAG instructions shown in Table 5–1.



Stratix II GX, Stratix II, Stratix, Cyclone II, and Cyclone devices must be within the first 17 devices in a JTAG chain. All of these devices have the same JTAG controller. If any of the Stratix II GX, Stratix II, Stratix, Cyclone II, or Cyclone devices appear after the 17th device in the JTAG chain, they will fail configuration. This does not affect SignalTap II embedded logic analysis.

JTAG Instruction	Instruction Code	Description
SAMPLE/PRELOAD	00 0000 0101	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins. Also used by the SignalTap II embedded logic analyzer.
EXTEST(1)	00 0000 1111	Allows the external circuitry and board-level interconnects to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
BYPASS	11 1111 1111	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation.
USERCODE	00 0000 0111	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE to be serially shifted out of TDO.
IDCODE	00 0000 0110	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO.
HIGHZ (1)	00 0000 1011	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation, while tri-stating all of the I/O pins.
CLAMP (1)	00 0000 1010	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through selected devices to adjacent devices during normal device operation while holding I/O pins to a state defined by the data in the boundary-scan register.
ICR instructions		Used when configuring a Stratix II GX device via the JTAG port with a USB-Blaster™, MasterBlaster™, ByteBlasterMV™, or ByteBlaster II download cable, or when using a .jam or .jbc via an embedded processor or JRunner.
PULSE_NCONFIG	00 0000 0001	Emulates pulsing the nCONFIG pin low to trigger reconfiguration even though the physical pin is unaffected.
CONFIG_IO (2)	00 0000 1101	Allows configuration of I/O standards through the JTAG chain for JTAG testing. Can be executed before, during, or after configuration. Stops configuration if executed during configuration. Once issued, the CONFIG_IO instruction will hold nSTATUS low to reset the configuration device. nSTATUS is held low until the IOE configuration register is loaded and the TAP controller state machine transitions to the UPDATE_DR state.
SignalTap II instructions		Monitors internal device operation with the SignalTap II embedded logic analyzer.

Notes to Table 5–1:

- (1) Bus hold and weak pull-up resistor features override the high-impedance state of HIGHZ, CLAMP, and EXTEST.
- (2) For more information on using the CONFIG_IO instruction, refer to the *MorphIO: An I/O Reconfiguration Solution* for Altera Devices White Paper.

The Stratix II GX device instruction register length is 10 bits and the USERCODE register length is 32 bits. Tables 5–2 and 5–3 show the boundary-scan register length and device IDCODE information for Stratix II GX devices.

Table 5–2. Stratix II GX Boundary-Scan Register Length				
Device Boundary-Scan Register Length				
EP2SGX30	1,320			
EP2SGX60	1,506			
EP2SGX90	2,016			
EP2SGX130	2,454			

Table 5–3. 2-Bit Stratix II GX Device IDCODE					
	IDCODE (32 Bits)				
Device	Version (4 Bits) Part Number (16 Bits) Manufacturer Identity (11 Bits)				
EP2SGX30	0000	0010 0000 1100 0010	000 0110 1110	1	
EP2SGX60	0000	0010 0000 1100 0011	000 0110 1110	1	
EP2SGX90	0000	0010 0000 1100 0100	000 0110 1110	1	
EP2SGX130	0000	0010 0000 1100 0101	000 0110 1110	1	

SignalTap II Embedded Logic Analyzer

Stratix II GX devices feature the SignalTap II embedded logic analyzer, which monitors design operation over a period of time through the IEEE Std. 1149.1 (JTAG) circuitry. A designer can analyze internal logic at speed without bringing internal signals to the I/O pins. This feature is particularly important for advanced packages, such as FineLine BGA® packages, because it can be difficult to add a connection to a pin during the debugging process after a board is designed and manufactured.

Configuration

The logic, circuitry, and interconnects in the Stratix II GX architecture are configured with CMOS SRAM elements. Altera® FPGAs are reconfigurable and every device is tested with a high coverage production test program so the designer does not have to perform fault testing and can instead focus on simulation and design verification.

Stratix II GX devices are configured at system power-up with data stored in an Altera configuration device or provided by an external controller (for example, a MAX® II device or microprocessor). Stratix II GX devices can be configured using the fast passive parallel (FPP), active serial (AS),

passive serial (PS), passive parallel asynchronous (PPA), and JTAG configuration schemes. The Stratix II GX device's optimized interface allows microprocessors to configure it serially or in parallel, and synchronously or asynchronously. The interface also enables microprocessors to treat Stratix II GX devices as memory and configure them by writing to a virtual memory location, making reconfiguration easy.

In addition to the number of configuration methods supported, Stratix II GX devices also offer the design security, decompression, and remote system upgrade features. The design security feature, using configuration bitstream encryption and AES technology, provides a mechanism to protect designs. The decompression feature allows Stratix II GX FPGAs to receive a compressed configuration bitstream and decompress this data in real-time, reducing storage requirements and configuration time. The remote system upgrade feature allows real-time system upgrades from remote locations of Stratix II GX designs. For more information, refer to the "Configuration Schemes" section.

Operating Modes

The Stratix II GX architecture uses SRAM configuration elements that require configuration data to be loaded each time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called command mode. Normal device operation is called user mode.

SRAM configuration elements allow designers to reconfigure Stratix II GX devices in-circuit by loading new configuration data into the device. With real-time reconfiguration, the device is forced into command mode with a device pin. The configuration process loads different configuration data, re-initializes the device, and resumes user-mode operation. Designers can perform in-field upgrades by distributing new configuration files either within the system or remotely.

PORSEL is a dedicated input pin used to select power-on reset (POR) delay times of 12 ms or 100 ms during power up. When the PORSEL pin is connected to ground, the POR time is 100 ms. When the PORSEL pin is connected to V_{CC} , the POR time is 12 ms.

The nIO_PULLUP pin is a dedicated input that chooses whether the internal pull-up resistors on the user I/O pins and dual-purpose configuration I/O pins (nCSO, ASDO, DATA [7..0], nWS, nRS, RDYnBSY,

nCS, CS, RUnLU, PGM [2..0], CLKUSR, INIT_DONE, DEV_OE, DEV_CLR) are on or off before and during configuration. A logic high (1.5, 1.8, 2.5, 3.3 V) turns off the weak internal pull-up resistors, while a logic low turns them on.

Stratix II GX devices also offer a new power supply, V_{CCPD}, which must be connected to 3.3 V in order to power the 3.3-V/2.5-V buffer available on the configuration input pins and JTAG pins. V_{CCPD} applies to all the JTAG input pins (TCK, TMS, TDI, and TRST) and the following configuration pins: nCONFIG, DCLK (when used as an input), nio Pullup, Data [7..0], Runlu, nce, nws, nrs, cs, ncs, and CLKUSR. The VCCSEL pin allows the V_{CCIO} setting (of the banks where the configuration inputs reside) to be independent of the voltage required by the configuration inputs. Therefore, when selecting the $V_{\mbox{\scriptsize CCIO}}$ voltage, designers do not have to take the V_{IL} and V_{IH} levels driven to the configuration inputs into consideration. The configuration input pins, nCONFIG, DCLK (when used as an input), nIO PULLUP, RUnLU, nCE, nWS, nRS, CS, nCS, and CLKUSR, have a dual buffer design: a 3.3-V/2.5-V input buffer and a 1.8-V/1.5-V input buffer. The V_{CCSEL} input pin selects which input buffer is used. The 3.3-V/2.5-V input buffer is powered by V_{CCPD} , while the 1.8-V/1.5-V input buffer is powered by V_{CCIO} .

 V_{CCSEL} is sampled during power-up. Therefore, the V_{CCSEL} setting cannot change on-the-fly or during a reconfiguration. The V_{CCSEL} input buffer is powered by V_{CCINT} and must be hardwired to V_{CCPD} or ground. A logic high V_{CCSEL} connection selects the 1.8-V/1.5-V input buffer, and a logic low selects the 3.3-V/2.5-V input buffer. V_{CCSEL} should be set to comply with the logic levels driven out of the configuration device or MAX II microprocessor.

If the design must support configuration input voltages of 3.3 V/2.5 V, set $V_{\rm CCSEL}$ to a logic low. The designer can set the $V_{\rm CCIO}$ voltage of the I/O bank that contains the configuration inputs to any supported voltage. If the design must support configuration input voltages of 1.8 V/1.5 V, set $V_{\rm CCSEL}$ to a logic high and the $V_{\rm CCIO}$ of the bank that contains the configuration inputs to 1.8 V/1.5 V.



For more information on multi-volt support, including information on using TDO and nCEO in multi-volt systems, refer to the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Configuration Schemes

Designers can load the configuration data for a Stratix II GX device with one of five configuration schemes (refer to Table 5–4), chosen on the basis of the target application. Designers can use a configuration device, intelligent controller, or the JTAG port to configure a Stratix II GX device. A configuration device can automatically configure a Stratix II GX device at system power-up.

Multiple Stratix II GX devices can be configured in any of the five configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device. Stratix II GX FPGAs offer the following:

- Configuration data decompression to reduce configuration file storage
- Design security using configuration data encryption to protect designs
- Remote system upgrades for remotely updating Stratix II GX designs

Table 5–4 summarizes which configuration features can be used in each configuration scheme.



Refer to the *Configuring Stratix II GX Devices* chapter in volume 2 of the *Stratix II GX Device Handbook* for more information about configuration schemes in Stratix II GX devices.

Table 5–4. Stratix II GX Configuration Features						
Configuration Scheme	Configuration Method	Design Security	Decompression	Remote System Upgrade		
FPP	MAX II device or microprocessor and flash device	√ (1)	√ (1)	✓		
	Enhanced configuration device		√ (2)	✓		
AS	Serial configuration device	✓	✓	√ (3)		
PS	MAX II device or microprocessor and flash device	✓	✓	✓		
	Enhanced configuration device	✓	✓	✓		
	Download cable (4)	✓	✓			
PPA	MAX II device or microprocessor and flash device			✓		
JTAG	Download cable (4)					
	MAX II device or microprocessor and flash device					

Notes for Table 5–4:

- (1) In these modes, the host system must send a DCLK that is $4\times$ the data rate.
- (2) The enhanced configuration device decompression feature is available, while the Stratix II GX decompression feature is not available.
- (3) Only remote update mode is supported when using the AS configuration scheme. Local update mode is not supported.
- (4) The supported download cables include the Altera USB-Blaster universal serial bus (USB) port download cable, MasterBlaster serial/USB communications cable, ByteBlaster II parallel port download cable, and the ByteBlasterMV parallel port download cable.

Device Security Using Configuration Bitstream Encryption

Stratix II and Stratix II GX FPGAs are the industry's first FPGAs with the ability to decrypt a configuration bitstream using the advanced encryption standard (AES) algorithm. When using the design security feature, a 128-bit security key is stored in the Stratix II GX FPGA. To successfully configure a Stratix II GX FPGA that has the design security feature enabled, the device must be configured with a configuration file that was encrypted using the same 128-bit security key. The security key can be stored in non-volatile memory inside the Stratix II GX device. This nonvolatile memory does not require any external devices, such as a battery back up, for storage.



An encrypted configuration file is the same size as a non-encrypted configuration file. When using a serial configuration scheme such as passive serial (PS) or active serial (AS), configuration time is the same whether or not the design security feature is enabled. If the fast passive parallel (FPP) scheme is used with the design security or decompression feature, a $4\times$ DCLK is required. This results in a slower configuration time when compared to the configuration time of an FPGA that has neither the design security nor the decompression feature enabled. For more information about this feature, contact an Altera sales representative.

Device Configuration Data Decompression

Stratix II GX FPGAs support decompression of configuration data, which saves configuration memory space and time. This feature allows the designer to store compressed configuration data in configuration devices or other memory, and transmit this compressed bit stream to Stratix II GX FPGAs. During configuration, the Stratix II GX FPGA decompresses the bit stream in real time and programs its SRAM cells. Stratix II GX FPGAs support decompression in the FPP (when using a MAX II device or microprocessor and flash memory), AS and PS configuration schemes. Decompression is not supported in the PPA configuration scheme nor in JTAG-based configuration.

Remote System Upgrades

Shortened design cycles, evolving standards, and system deployments in remote locations are difficult challenges faced by system designers. Stratix II GX devices can help effectively deal with these challenges with their inherent reprogrammability and dedicated circuitry to perform remote system updates. Remote system updates help deliver feature enhancements and bug fixes without costly recalls, reduce time to market, and extend product life.

Stratix II GX FPGAs feature dedicated remote system upgrade circuitry to facilitate remote system updates. Soft logic (Nios processor or user logic) implemented in the Stratix II GX device can download a new configuration image from a remote location, store it in configuration memory, and direct the dedicated remote system upgrade circuitry to initiate a reconfiguration cycle. The dedicated circuitry performs error detection during and after the configuration process, recovers from any error condition by reverting back to a safe configuration image, and provides error status information. This dedicated remote system upgrade circuitry avoids system downtime and is the critical component for successful remote system upgrades.

Remote system configuration is supported in the following Stratix II GX configuration schemes: FPP, AS, PS, and PPA. Remote system configuration can also be implemented in conjunction with Stratix II GX features such as real-time decompression of configuration data and design security using AES for secure and efficient field upgrades.



Refer to the *Remote System Upgrades with Stratix II GX Devices* chapter in volume 2 of the *Stratix II GX Device Handbook* for more information about remote configuration in Stratix II GX devices.

Configuring Stratix II GX FPGAs with JRunner

The JRunner™ software driver configures Altera FPGAs, including Stratix II GX FPGAs, through the ByteBlaster II or ByteBlasterMV cables in JTAG mode. The programming input file supported is in Raw Binary File (.rbf) format. JRunner also requires a Chain Description File (.cdf) generated by the Quartus II software. JRunner is targeted for embedded JTAG configuration. The source code is developed for the Windows NT operating system (OS), but can be customized to run on other platforms.

For more information on the JRunner software driver, refer to the *JRunner Software Driver: An Embedded Solution for PLD JTAG Configuration White Paper* and the source files on the Altera web site (www.altera.com).

Programming Serial Configuration Devices with SRunner

A serial configuration device can be programmed in-system by an external microprocessor using SRunner. SRunner is a software driver developed for embedded serial configuration device programming that can be easily customized to fit into different embedded systems. SRunner reads a Raw Programming Data file (.rpd) and writes to serial configuration devices. The serial configuration device programming time using SRunner is comparable to the programming time when using the Quartus II software.



For more information about SRunner, refer to the *SRunner: An Embedded Solution for Serial Configuration Device Programming White Paper* and the source code on the Altera web site.

For more information on programming serial configuration devices, refer to the *Serial Configuration Devices* (EPCS1, EPCS4, & EPCS64) Data Sheet in the Configuration Handbook.

Configuring Stratix II FPGAs with the MicroBlaster Driver

The MicroBlaster™ software driver supports an RBF programming input file and is ideal for embedded FPP or PS configuration. The source code is developed for the Windows NT operating system, although it can be customized to run on other operating systems. For more information on the MicroBlaster software driver, refer to the Configuring the MicroBlaster Fast Passive Parallel Software Driver White Paper or the Configuring the MicroBlaster Passive Serial Software Driver White Paper on the Altera web site.

PLL Reconfiguration

The phase-locked loops (PLLs) in the Stratix II GX device family support reconfiguration of their multiply, divide, VCO-phase selection, and bandwidth selection settings without reconfiguring the entire device. Designers can use either serial data from the logic array or regular I/O pins to program the PLL's counter settings in a serial chain. This option provides considerable flexibility for frequency synthesis, allowing real-time variation of the PLL frequency and delay. The rest of the device is functional while reconfiguring the PLL. See the PLLs in Stratix II & Stratix II GX Devices chapter in volume 2 of the Stratix II GX Device Handbook for more information on Stratix II GX PLLs.

Temperature Sensing Diode

Stratix II GX devices include a diode-connected transistor for use as a temperature sensor in power management. This diode is used with an external digital thermometer device such as a MAX1617A or MAX1619 from MAXIM Integrated Products. These devices steer bias current through the Stratix II GX diode, measuring forward voltage and converting this reading to temperature in the form of an eight-bit signed number (seven bits plus one sign bit). The external device's output represents the junction temperature of the Stratix II GX device and can be used for intelligent power management.

The diode requires two pins (tempdiodep and tempdioden) on the Stratix II GX device to connect to the external temperature-sensing device, as shown in Figure 5–1. The temperature sensing diode is a passive element and therefore can be used before the Stratix II GX device is powered.




Figure 5-1. External Temperature-Sensing Diode

Table 5–5 shows the specifications for bias voltage and current of the Stratix II GX temperature sensing diode.

Table 5–5. Temperature-Sensing Diode Electrical Characteristics					
Parameter	Minimum	Typical	Maximum	Unit	
IBIAS high	80	100	120	μΑ	
IBIAS low	8	10	12	μΑ	
VBP - VBN	0.3		0.9	V	
VBN		0.7		V	
Series resistance			3	Ω	

The temperature-sensing diode works for the entire operating range shown in Figure 5–2.




Figure 5-2. Temperature vs. Temperature-Sensing Diode Voltage

Automated Single Event Upset (SEU) Detection

Stratix II GX devices offer on-chip circuitry for automated checking of single event upset (SEU) detection. Some applications that require the device to operate error free at high elevations or in close proximity to Earth's North or South Pole will require periodic checks to ensure continued data integrity. The error detection cyclic redundancy check (CRC) feature controlled by the **Device & Pin Options** dialog box in the Quartus II software uses a 32-bit CRC circuit to ensure data reliability and is one of the best options for mitigating SEU.

Designers can implement the error detection CRC feature with existing circuitry in Stratix II GX devices, eliminating the need for external logic. Stratix II GX devices compute CRC during configuration. The Stratix II GX device checks the computed-CRC against an automatically computed CRC during normal operation. The CRC_ERROR pin reports a soft error when configuration SRAM data is corrupted, triggering device reconfiguration.

Custom-Built Circuitry

Dedicated circuitry is built into the Stratix II GX devices to automatically perform error detection. This circuitry constantly checks for errors in the configuration SRAM cells while the device is in user mode. Designers can monitor one external pin for the error and use it to trigger a reconfiguration cycle. The designer can select the desired time between checks by adjusting a built-in clock divider.

Software Interface

Beginning with version 4.1 of the Quartus II software, designers can turn on the automated error detection CRC feature in the **Device & Pin Options** dialog box. This dialog box allows the designer to enable the feature and set the internal frequency of the CRC between 400 kHz to 50 MHz. This controls the rate that the CRC circuitry verifies the internal configuration SRAM bits in the Stratix II GX FPGA.



For more information on CRC, refer to AN 357: Error Detection Using CRC in Altera FPGA Devices.



6. DC & Switching Characteristics

SIIGX51006-4.0

Operating Conditions

Stratix[®] II GX devices are offered in both commercial and industrial grades. Industrial devices are offered in -4 speed grade and commercial devices are offered in -3 (fastest), -4, and -5 speed grades.

Tables 6–1 through 6–38 provide information on absolute maximum ratings, recommended operating conditions, DC electrical characteristics, and other specifications for Stratix II GX devices.

Absolute Maximum Ratings

Table 6–1 contains the absolute maximum ratings for the Stratix II GX device family.

Table 6–1. Stratix II GX Device Absolute Maximum Ratings Notes (1), (2), (3),(4)						
Symbol	Parameter	Conditions	Minimum	Maximum	Unit	
V _{CCINT}	Supply voltage	With respect to ground	-0.5	1.8	V	
V _{CCIO}	Supply voltage	With respect to ground	-0.5	4.6	V	
V _{CCPD}	Supply voltage	With respect to ground	-0.5	4.6	V	
VI	DC input voltage (5)		-0.5	4.6	V	
I _{OUT}	DC output current, per pin		-25	40	mA	
T _{STG}	Storage temperature	No bias	-65	150	С	
T _J	Junction temperature	BGA packages under bias	- 55	125	С	

Notes to Table 6-1:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) See the Operating Requirements for Altera Devices Data Sheet for more information.
- (3) Conditions beyond those listed in Table 6–1 may cause permanent damage to a device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse affects on the device.
- (4) Supply voltage specifications apply to voltage readings taken at the device pins, not at the power supply.
- (5) During transitions, the inputs may overshoot to the voltage shown in Table 6–2 based upon the input duty cycle. The DC case is equivalent to 100% duty cycle. During transitions, the inputs may undershoot to −2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

Table 6–2. Maximum Duty Cycles in Voltage Transitions Note (1)					
Symbol	Parameter	Condition	Maximum Duty Cycles (%)		
V _I	Maximum duty cycles in voltage transitions	$V_1 = 4.0 \text{ V}$	100		
		V _I = 4.1 V	90		
		V _I = 4.2 V	50		
		V _I = 4.3 V	30		
		V _I = 4.4 V	17		
		V _I = 4.5 V	10		

Notes to Table 6-2:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) During transition, the inputs may overshoot to the voltages shown based on the input duty cycle. The duty cycle case is equivalent to 100% duty cycle.

Recommended Operating Conditions

Table 6–3 contains the Stratix II GX device family recommended operating conditions.

Table 6-3	Table 6–3. Stratix II GX Device Recommended Operating Conditions (Part 1 of 2) Notes (1), (2)							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit			
V _{CCINT}	Supply voltage for internal logic and input buffers	Rise time ≤100 ms (4)	1.15	1.25	V			
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	Rise time ≤100 ms (4), (7)	3.135 (3.00)	3.465 (3.60)	V			
	Supply voltage for output buffers, 2.5-V operation	Rise time ≤100 ms (4)	2.375	2.625	V			
	Supply voltage for output buffers, 1.8-V operation	Rise time ≤100 ms (4)	1.71	1.89	V			
	Supply voltage for output buffers, 1.5-V operation	Rise time ≤100 ms (4)	1.425	1.575	V			
	Supply voltage for output buffers, 1.2-V operation	Rise time ≤100 ms (4)	1.15	1.25	V			
V _{CCPD}	Supply voltage for pre-drivers as well as configuration and JTAG I/O buffers.	100 μs ⊴rise time ≤100 ms (5)	3.135	3.465	V			
VI	Input voltage (see Table 6–2)	(3), (6)	-0.5	4.0	V			
V _O	Output voltage		0	V _{CCIO}	V			

Table 6–3. Stratix II GX Device Recommended Operating Conditions (Part 2 of 2) Notes (1), (2)						
Symbol	Parameter	Parameter Conditions Minimum Maximum				
T_J	Operating junction temperature	For commercial use	0	85	С	
		For industrial use	-40	100	С	

Notes to Table 6-3:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) Supply voltage specifications apply to voltage readings taken at the device pins, not at the power supply.
- (3) During transitions, the inputs may overshoot to the voltage shown in Table 6–2 based upon the input duty cycle. The DC case is equivalent to 100% duty cycle. During transitions, the inputs may undershoot to –2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically from ground to V_{CC} .
- (5) V_{CCPD} must ramp-up from 0 V to 3.3 V within 100 µs to 100 ms. If V_{CCPD} is not ramped up within this specified time, the Stratix II GX device will not configure successfully. If the system does not allow for a V_{CCPD} ramp-up time of 100 ms or less, hold nCONFIG low until all power supplies are reliable.
- (6) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT}, V_{CCPD}, and V_{CCIO} are powered.
- (7) V_{CCIO} maximum and minimum conditions for PCI and PCI-X are shown in parentheses.

Transceiver Block Characteristics

Tables 6–4 through 6–7 contain transceiver block specifications.

Table 6–4. Strat	tix II GX Transceiver Block Al	solute Maximum Ratings	Note (1)		
Symbol	Parameter	Conditions	Minimum	Maximum	Units
V _{CCA}	Transceiver block supply voltage	Commercial and industrial	-0.5	4.6	V
V _{CCP}	Transceiver block supply voltage	Commercial and industrial	-0.5	1.8	V
V _{CCR}	Transceiver block supply Voltage	Commercial and industrial	-0.5	1.8	V
V _{CCT}	Transceiver block supply voltage	Commercial and industrial	-0.5	1.8	V
V _{CCT_B}	Transceiver block supply voltage	Commercial and industrial	-0.5	1.8	V
V _{CCL}	Transceiver block supply voltage	Commercial and industrial	-0.5	1.8	V
V _{CCH_B}	Transceiver block supply voltage	Commercial and industrial	-0.5	2.4	V

Table 6–5. Stratix II GX Transceiver Block Operating Conditions Note (1)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units		
V _{CCA}	Transceiver block supply voltage	Commercial and industrial	3.135	3.3	3.465	V		
V _{CCP}	Transceiver block supply voltage	Commercial and industrial	1.15	1.2	1.25	V		
V _{CCR}	Transceiver block supply voltage	Commercial and industrial	1.15	1.2	1.25	V		
V _{CCT}	Transceiver block supply voltage	Commercial and industrial	1.15	1.2	1.25	V		
V _{CCT_B}	Transceiver block supply voltage	Commercial and industrial	1.15	1.2	1.25	V		
V _{CCL}	Transceiver block supply voltage	Commercial and industrial	1.15	1.2	1.25	V		
V _{CCH_B}	Transceiver block supply	Commercial	1.15	1.2	1.25	٧		
	voltage	and industrial	1.425	1.5	1.575	٧		
R _{REF} (3)	Reference resistor	Commercial and industrial	2K –1%	2K	2K +1%	Ω		

Table 6–6. Stratix II GX Transceiver Block On-Chip Termination Note (1)								
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
rx	Receiver termination	Commercial and industrial, $100-\Omega$ setting		100		Ω		
		Commercial and industrial, $120-\Omega$ setting		120		Ω		
		Commercial and industrial, 150- Ω setting		150		Ω		
tx	Transmitter termination	Commercial and industrial, $100-\Omega$ setting		100		Ω		
		Commercial and industrial, 120- Ω setting		120		Ω		
		Commercial and industrial, 150- Ω setting		150		Ω		
refclkb	Dedicated transceiver clock termination	Commercial and industrial, 100- Ω setting		100		Ω		

Notes to Tables 6–4 through 6–6:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The device can tolerate prolonged operation at this absolute maximum, as long as the maximum specification is not violated.
- (3) The DC signal on this pin must be as clean as possible. Ensure that no noise is coupled to this pin.
- (4) Minimum DC input to the transceiver pins is –0.5 V. During transitions, the transceiver pins may undershoot to –0.5 V or overshoot to 3.5 V for input currents less than 100 mA and periods shorter than 20 ns.

Table 6–7. Si	tratix II GX Tra	ansceive	r Block	AC Speci	fication	(Part 1	of 7)				
Symbol / Description	Conditions		ed Comi eed Gra		-	ed Com lustrial Grade	-	-5 Speed Commercial Speed Grade		Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Reference clo	ock										
Input frequency from REFCLK input		62	-	622.08	62	-	622.08	62	-	622.0 8	MHz
Input frequency from PLD input		62	-	500	62	-	500	62	-	500	MHz
Input clock jitter		Refer to reference			ge 6–12	for the i	nput jitter	specific	ations fo	or the	
Absolute V _{MAX} for a REFCLK pin		-	-	3.3	-	-	3.3	-	-	3.3	V
Absolute V _{MIN} for a REFCLK pin		-0.3	-	-	-0.3	-	-	-0.3	-	-	V

Table 6–7. St	ratix II GX Tra	ansceive	r Block I	AC Speci	fication	(Part 2	of 7)				
Symbol / Description	Conditions		ed Comr eed Gra			ed Com lustrial Grade	mercial Speed	-5 Speed Commercial Speed Grade			Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Rise/fall time		-	0.2		-	0.2	-	-	0.2	-	UI
Duty cycle		45	-	55	45	-	55	45	-	55	%
Peak-to-peak differential input voltage		200	-	1000	200	-	1000	200	-	1000	mV
Spread- spectrum clocking		30 0 to -0.5%	-	33 0 to -0.5%	30 0 to -0.5%	-	33 0 to -0.5%	30 0 to -0.5%	-	33 0 to -0.5%	kHz
V _{ICM} (AC coupled)		-	1200 ±5%	=	•	1200 ±5%	•	-	1200 ±5%	-	mV
V _{ICM} (DC coupled)		.25	-	.55	.25	-	.55	.25	-	.55	V
Rref		2	2000 ±19	%	2	2000 ±1	%	2	2000 ±19	%	Ω
Transceiver C	locks										
Calibration block clock frequency		10	-	125	10	-	125	10	-	125	MHz
Calibration block minimum power-down pulse width		-	1	-	-	1	-	-	1	-	us
Fixed clock (rxdetect) clock frequency	Receiver detect enabled	-	125 ±10%	-	-	125 ±10%	-	-	125 ±10%	-	MHz
Fixed clock (rxdetect) clock frequency	Receiver detect disabled	2.5	-	125	2.5	-	125	2.5	-	125	MHz
D _{PRIO} Clock		2.5	-	50	2.5	-	50	2.5	-	50	MHz
Receiver								•			
Data rate		622	-	6375	622	-	5000	622	-	3125	Mbps

Table 6-7. Si	tratix II GX Tra	ansceive	r Block	AC Speci	fication	(Part 3	of 7)				
Symbol / Description	Conditions		ed Comi eed Gra			ed Com lustrial Grade	-		ed Comi leed Gra		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Absolute V _{MAX} for a receiver pin		-	-	1.675	-	-	1.675	-	-	1.675	V
Absolute V _{MIN} for a receiver pin		-0.4	-	-	-0.4	-	-	-0.4	-	-	V
Differential minimum V _{ID}		165	-	-	165	-	-	165	-	-	mV
Differential maximum V _{ID}	V _{CM} = 0.85 V	-	-	3.3	-	-	3.3	-	-	3.3	V
Differential maximum V _{ID}	V _{CM} = 1.2 V	-	-	1.9	-	-	1.9	-		1.9	V
V _{ICM}		-	850	-	-	850	-	-	850	-	mV
Receiver Jitte	er Tolerance						•	,			
Jitter transfer	BW = Low		20								MHz
bandwidth @ 6.375 Gbps	BW = Med		35								MHz
0.070 0.000	BW = High		50								MHz
Jitter transfer	BW = Low		20			20					MHz
bandwidth @ 5.0 Gbps	BW = Med		35			35					MHz
0.0 0.00	BW = High		50			50					MHz
Jitter transfer	BW = Low		20			20			20		MHz
bandwidth @ 3.125 Gbps	BW = Med		35			35			35		MHz
0.120 dbp3	BW = High		50			50			50		MHz
BER			<10 ⁻¹²			<10 ⁻¹²			<10 ⁻¹²		
Return loss differential mode	Refer to Figure 6–1 on page 6–14.										
Return loss common mode	Refer to Figure 6–2 on page 6–15.										
Frequency offset		-1000	-	+1000	-1000	-	+1000	-1000	-	+1000	ppm

Table 6–7. Si	tratix II GX Tra	ansceive	r Block	AC Speci	fication	(Part 4	of 7)				
Symbol / Description	Conditions		ed Comi eed Gra			ed Com Iustrial Grade			ed Comr Jeed Gra		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Programmabl e PPM detector		2	±62.5, 100, 125, 200, 250, 300, 500, 1000			100, 12 250, 300 500, 100	•	:	100, 12 250, 300 500, 100),	ppm
Run length (CID)			80			80			80		UI
Programmabl e equalization		-	-	16	-	-	16	-	-	16	dB
Signal detect threshold		65	-	175	65	-	175	65	-	175	mV
PFDMODE lock time from analog reset		-	10	-	-	10	-	-	10	-	uS
Frequency lock lock time from analog reset		-	1	-	-	1	-	-	1	-	mS
Lock time - phase lock			<200			<200			<200		nS
Programmabl e DC gain			0, 3, 6			0, 3, 6			0, 3, 6		dB
Transmitter											
Data rate		622	-	6375	622	-	5000	622	-	3125	Mbps
V _{OCM}			600, 700)		600, 70	0		600, 700)	mV
On-chip termination resistors		100/1	20/150 :	± 10%	100/1	20/150	± 10%	100/1	20/150 :	± 10%	Ω
V _{OD}	VCCH = 1.2 V	400	-	1000	400	-	1000	400	-	1000	mV
V _{OD}	VCCH = 1.5 V	400	-	1400	400	-	1400	400	-	1400	mV
Pre- emphasis (pre-tap)		0	-	150	0	-	150	0	-	150	%
Pre- emphasis (first post- tap) (2)		0	-	500	0	-	500	0	-	500	%

Table 6-7. Si	tratix II GX Tra	ansceive	r Block .	AC Speci	fication	(Part 5	of 7)				
Symbol / Description	Conditions		ed Comi eed Gra	mercial ide		ed Com lustrial Grade	-		ed Comi ieed Gra		Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Pre- emphasis (second post-tap) (3)	Inversion control	0	-	500	0	-	500	0	-	500	%
Return loss differential mode	Refer to Figu	ire 6–3 oi	n page (6–16.							
Return loss common mode	Refer to Figu	ire 6–4 oi	n page (6–17.							
Rise time		-	55	-		55	-	-	55	-	ps
Fall time		-	55	-		55	-	-	55	-	ps
Intra differential pair skew		-	5	-	1	5	-	1	5	-	ps
Intra- transceiver skew (x4)		-	35	,	-	35	-	-	35	-	ps
Inter- transceiver skew (x8)		-	300	-	-	300	-	-	300	-	ps
СМИ	•					•				•	
CMU0/1											
VCO frequency range (low gear)		500	-	1562.5	500	-	1562.5	500	-	1562. 5	MHz
VCO frequency range (high gear)		1562.5		3187.5	1562. 5		2500	-	-	-	MHz
Jitter General	tion (CMU0 &	CMU1)									
Tj			46								ps
R _j			2								ps
D _j			15								ps
Jitter Transfe	r										

Symbol / Description	Conditions		ed Com eed Gra			-4 Speed Commercial & Industrial Speed Grade			-5 Speed Commercial Speed Grade		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Bandwidth @	BW = Low		2.5								MHz
6.375 Gbps	BW = Med		4								MHz
	BW = High		8								MHz
Bandwidth @	BW = Low		2.5			2.5					MHz
5.0 Gbps	BW = Med		4			4					MHz
	BW = High		8			8					MHz
Bandwidth @	BW = Low		2.5			2.5			2.5		MHz
3.125 Gbps	BW = Med		4			4			4		MHz
	BW = High		8			8			8		MHz
PFDMODE lock time from analog reset			10			10			10		us
PCS											
F _{max} per mode				398.4			312.5			312.5	MHz
Interface speed per mode				250			250			200	MHz
Transmit latency (1)	Byte serializer disabled	3		5	3		5	3		5	
Transmit latency (1)	Byte serializer enabled	3		5	3		5	3		5	
Receiver latency (single) (1)	Byte deserializer disabled	8		27	8		27	8		27	
Receiver latency (double) (1)	Byte deserializer enabled	16		17	16		17	16		17	

Symbol / Description	Conditions		-3 Speed Commercial Speed Grade		-4 Speed Commercial & Industrial Speed Grade			-5 Speed Commercial Speed Grade			Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Per transceiver block @ 3.125 Gbps, V _{OD} = 200 mV, 0-pre-empha sis	Per channel		140			140			140		mW
Per transceiver block @ 6.375 Gbps, Vod = 200 mV, 0-pre-empha sis	Per channel		200			200			200		mW

Note to Table 6–7:

- (1) Refer to Table 6–9 for detailed latency information.
- (2) 0.5 to 6.0 mA, step 0.5 mA.
- (3) 0.25 to 2.0 mA, step 0.25 mA) inversion control.

Table 6–8 provides information on suggested input clock jitter for each mode.

Table 6–8. Su	ggested Input C	lock Jitter				
Mode	Reference Clock (MHz)	Vectron LVPECL XO Type/Model	Frequency Range (MHz)	Jitter (12 kHz to 20 MHz) (ps)	Period Jitter (Peak to Peak) (ps)	Phase Noise @ 1 MHz (dB c/Hz)
PCI-E	100	VCC6-Q/R	10 to 270	0.3	23	-149.9957
(OIF) CEI	156.25	VCC6-Q/R	10 to 270	0.3	23	-146.2169
PHY)	622.08	VCC6-Q	270 to 800	2	30	Not available
GIGE	62.5	VCC6-Q/R	10 to 270	0.3	23	-149.9957
	125	VCC6-Q/R	10 to 270	0.3	23	-146.9957
XAUI	156.25	VCC6-Q/R	10 to 270	0.3	23	-146.2169
SONET	77.76	VCC6-Q/R	10 to 270	0.3	23	-149.5476
Backplane OC-48	155.52	VCC6-Q/R	10 to 270	0.3	23	-149.1903
00-40	311.04	VCC6-Q	270 to 800	2	30	Not available
	622.08	VCC6-Q	270 to 800	2	30	Not available
SONET	62.2	VCC6-Q/R	10 to 270	0.3	23	-149.6289
Backplane OC-12	311	VCC6-Q	270 to 800	2	30	Not available

Table 6–9 shows the latency information for each mode.

Table 6-9. PCS	Latency (Part 1 of 2)					
Dueteeel	Mada	Transmitter	Latency PCS	Receiver Latency PCS		
Protocol	Mode	Min	Max	Min	Max	
XAUI (1)	Byte serializer	3	5	14	24	
Basic (2)	Byte serializer	3	5	6	8	
Basic		3	5	8	11	
PCI-Express	Byte serializer	4	6	11	17	
		4	6	17	28	
GIGE		3	5	17	26	
OC-12		2	3	9	12	
OC-48	Byte serializer	4	6	12	19	
OC-96	Byte serializer	3	5	6	9	
Bit slip		2	3	8	10	
Byte align	Byte serializer	5	9	11	18	

Table 6–9. PCS La	tency (Part 2 of 2)					
Dustand	Mada	Transmitter	Latency PCS	Receiver Latency PCS		
Protocol	Mode	Min	Max	Min	Max	
(OIF) CEI PHY	Byte serializer	3	5	6	9	
Basic (3)	Byte serializer	3	5	6	9	
Basic (4)		3	5	8	11	
Parallel loopback BIST		3	5	8	11	
Reverse serial loopback	Byte serializer	N/A	N/A	6	9	
Reverse serial loopback	Byte serializer	N/A	N/A	6	9	
PRBS, no loopback	Byte serializer	N/A	N/A	N/A	N/A	
PRBS, serial loopback	Byte serializer	N/A	N/A	N/A	N/A	

Notes to Table 6-9:

- (1) If the rate matcher is used, the receiver latency is 10 to 16.
- (2) If the rate matcher is used, the receiver latency is 16 to 27.
- (3) If the rate matcher is used, the receiver latency is 10 to 17.
- (4) If the rate matcher is used, the receiver latency is 17 to 26.

Figures 6–1 through 6–4 show the differential and common mode return loss for the transmitter and receiver.

Figure 6–1. Transmitter Differential Return Loss




Figure 6–2. Transmitter Common Mode Return Loss




Figure 6–3. Receiver Differential Return Loss





Figure 6-4. Receiver Common Mode Return Loss



DC Electrical Characteristics

Table 6–10 shows the Stratix II GX device family DC electrical characteristics.

Symbol	Parameter	Conditions	Device	Minimum	Typical	Maximum	Unit
l _l	Input pin leakage current	$V_I = V_{CCIOmax}$ to $0 \ V \ (3)$	All	-10		10	μА
l _{OZ}	Tri-stated I/O pin leakage current	$V_O = V_{CCIOmax}$ to 0 V (3)	All	-10		10	μА
I _{CCINT0}	V _{CCINT} supply current	V _I = ground, no	EP2SGX30		0.30	(4)	Α
	(standby)	load, no toggling inputs	EP2SGX60		0.50	(4)	Α
		T _J = 25 °C	EP2SGX90		0.62	(4)	Α
			EP2SGX130		0.82	(4)	Α
I _{CCPD0}	V _{CCPD} supply current	V _I = ground, no	EP2SGX30		2.7	(4)	mA
	(standby)	load, no toggling inputs	EP2SGX60		3.6	(4)	mA
		T _J = 25 °C,	EP2SGX90		4.3	(4)	mA
		$V_{CCPD} = 3.3V$	EP2SGX130		5.4	(4)	mA
I _{CCI00}	V _{CCIO} supply current	V _I = ground, no	EP2SGX30		4.0	(4)	mA
	(standby)	load, no toggling inputs	EP2SGX60		4.0	(4)	mA
		T _{.1} = 25 °C	EP2SGX90		4.0	(4)	mA
			EP2SGX130		4.0	(4)	mA
R _{CONF}	Value of I/O pin pull-up	V _{CCIO} = 3.0 V (5)	All	10		50	kΩ
	resistor before and during configuration	V _{CCIO} = 2.375 V (5)	All	15		60	kΩ
		V _{CCIO} = 1.71 V (5)	All	30		120	kΩ
		V _{CCIO} = 1.425 V (5)	All	40		140	kΩ

Notes to Table 6-10:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) Typical values are for T_A = 25 °C, V_{CCINT} = 1.2 V, and V_{CCIO} = 1.5 V, 1.8 V, 2.5 V, and 3.3 V.
- (3) This value is specified for normal device operation. The value may vary during power-up. This applies for all V_{CCIO} settings (3.3, 2.5, 1.8, and 1.5 V).
- (4) Maximum values depend on the actual TJ and design utilization. See the Excel-based PowerPlay early power estimator (available at www.altera.com) or the Quartus[®] II PowerPlay power analyzer feature for maximum values. See the section "Power Consumption" on page 6–34 for more information.
- (5) Pin pull-up resistance values will lower if an external source drives the pin higher than V_{CCIO}.

I/O Standard Specifications

Tables 6–11 through 6–34 show the Stratix II GX device family I/O standard specifications.

Table 6–11. LVTTL Specifications Note (1)							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit		
V _{CCIO} (2)	Output supply voltage		3.135	3.465	V		
V _{IH}	High-level input voltage		1.7	4.0	٧		
V _{IL}	Low-level input voltage		-0.3	0.8	V		
V _{OH}	High-level output voltage	I _{OH} = -4 mA (3)	2.4		٧		
V _{OL}	Low-level output voltage	I _{OL} = 4 mA (3)		0.45	٧		

Notes to Table 6–11:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- Stratix II GX devices comply to the narrow range for the supply voltage as specified in the EIA/JEDEC Standard, JESD8-B.
- (3) This specification is supported across all the programmable drive strength settings available for this I/O standard as shown in the Stratix II GX Architecture chapter in volume 1 of the Stratix II GX Device Handbook.

Table 6–12	Table 6–12. LVCMOS SpecificationsNotes (1), (2)							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit			
V _{CCIO} (2)	Output supply voltage		3.135	3.465	V			
V _{IH}	High-level input voltage		1.7	4.0	٧			
V _{IL}	Low-level input voltage		-0.3	0.8	٧			
V _{OH}	High-level output voltage	$V_{CCIO} = 3.0, I_{OH} = -0.1 \text{ mA } (3)$	V _{CCIO} - 0.2		٧			
V _{OL}	Low-level output voltage	$V_{CCIO} = 3.0, I_{OL} = 0.1 \text{ mA } (3)$		0.2	٧			

Notes to Table 6-12:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) Stratix II GX devices comply to the narrow range for the supply voltage as specified in the EIA/JEDEC Standard, JESD8-B.
- (3) This specification is supported across all the programmable drive strength available for this I/O standard as shown in *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 6-13	3. 2.5-V I/O Specifications	Note (1)			
Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V _{CCIO} (2)	Output supply voltage		2.375	2.625	V
V _{IH}	High-level input voltage		1.7	4.0	V
V _{IL}	Low-level input voltage		-0.3	0.7	V
V _{OH}	High-level output voltage	$I_{OH} = -1 \text{ mA } (3)$	2.0		V
V _{OL}	Low-level output voltage	I _{OL} = 1 mA (3)		0.4	٧

Notes to Table 6-13:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The Stratix II GX device V_{CCIO} voltage level support of 2.5 to 5% is narrower than defined in the Normal Range of the EIA/JEDEC standard.
- (3) This specification is supported across all the programmable drive settings available for this I/O standard as shown in *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 6-14	Table 6–14. 1.8-V I/O Specifications Note (1)								
Symbol	Parameter	Conditions	Minimum	Maximum	Unit				
V _{CCIO} (2)	Output supply voltage		1.71	1.89	V				
V _{IH}	High-level input voltage		0.65 × V _{CCIO}	2.25	V				
V _{IL}	Low-level input voltage		-0.3	$0.35 \times V_{CCIO}$	V				
V _{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA } (3)$	V _{CCIO} - 0.45		V				
V _{OL}	Low-level output voltage	I _{OL} = 2 mA (3)		0.45	V				

Notes to Table 6-14:

- The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The Stratix II GX device V_{CCIO} voltage level support of 1.8 to 5% is narrower than defined in the Normal Range of the EIA/JEDEC standard.
- (3) This specification is supported across all the programmable drive settings available for this I/O standard as shown in Stratix II GX Architecture chapter in volume 1 of the Stratix II GX Device Handbook.

Table 6-15	Table 6–15. 1.5-V I/O Specifications Note (1)							
Symbol	Parameter	Conditions	Minimum	Maximum	Unit			
V _{CCIO} (2)	Output supply voltage		1.425	1.575	V			
V _{IH}	High-level input voltage		0.65 V _{CCIO}	V _{CCIO} + 0.3	V			
V _{IL}	Low-level input voltage		-0.3	0.35 V _{CCIO}	٧			
V _{OH}	High-level output voltage	$I_{OH} = -2 \text{ mA } (3)$	0.75 V _{CCIO}		٧			
V _{OL}	Low-level output voltage	I _{OL} = 2 mA (3)		0.25 V _{CCIO}	V			

Notes to Table 6-15:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The Stratix II GX device V_{CCIO} voltage level support of 1.5 to 5% is narrower than defined in the Normal Range of the EIA/JEDEC standard.
- (3) This specification is supported across all the programmable drive settings available for this I/O standard as shown in *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Figures 6–5 and 6–6 show receiver input and transmitter output waveforms, respectively, for all differential I/O standards (LVDS and LVPECL).

Single-Ended Waveform

Positive Channel (p) = V_{IH}

Negative Channel (n) = V_{IL}

Ground

Differential Waveform




Figure 6-6. Transmitter Output Waveforms for Differential I/O Standards




Table 6-1	16. 2.5-V LVDS I/O Specificati	ions Note (1)				
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V _{CCIO}	I/O supply voltage for left and right I/O banks (1, 2, 5, and 6)		2.375	2.5	2.625	V
V _{ID}	Input differential voltage swing (single-ended)		100	350	900	mV
V _{ICM}	Input common mode voltage		200	1,250	1,800	mV
V _{OD}	Output differential voltage (single-ended)	R _L = 100 Ω	250		450	mV
V _{OCM}	Output common mode voltage	R _L = 100 Ω	1.125		1.375	٧
R _L	Receiver differential input discrete resistor (external to Stratix II GX devices)		90	100	110	Ω

Note to Table 6-16:

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

iavie o-i	17. 3.3-V LVDS I/O Specification	ons Note (1)				
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V _{CCIO} (2)	I/O supply voltage for top and bottom PLL banks (9, 10, 11, and 12)		3.135	3.3	3.465	V
V _{ID}	Input differential voltage swing (single-ended)		100	350	900	mV
V _{ICM}	Input common mode voltage		200	1,250	1,800	mV
V _{OD}	Output differential voltage (single-ended)	R _L = 100 Ω	250		710	mV
V _{OCM}	Output common mode voltage	R _L = 100 Ω	840		1,570	mV
R _L	Receiver differential input discrete resistor (external to Stratix II GX devices)		90	100	110	Ω

Notes to Table 6-17:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The top and bottom clock input differential buffers in I/O banks 3, 4, 7, and 8 are powered by V_{CCINT}, not V_{CCIO}. The PLL clock output/feedback differential buffers are powered by VCC_PLL_OUT. For differential clock output/feedback operation, connect VCC_PLL_OUT to 3.3 V.

Table 6–18	. 3.3-V PCML Specifications	(Part 1 of 2)				
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{CCIO}	I/O supply voltage		3.135	3.3	3.465	V
V _{ID}	Input differential voltage swing (single-ended)		300		600	mV
V _{ICM}	Input common mode voltage		1.5		3.465	V
V _{OD}	Output differential voltage (single-ended)		300	370	500	mV
ΔV_{OD}	Change in V _{OD} between high and low				50	mV
V _{OCM}	Output common mode voltage		2.5	2.85	3.3	٧
ΔV _{OCM}	Change in V _{OCM} between high and low				50	mV
V _T	Output termination voltage			V _{CCIO}		V

Table 6–18. 3.3-V PCML Specifications (Part 2 of 2)							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units	
R ₁	Output external pull-up resistors		45	50	55	Ω	
R ₂	Output external pull-up resistors		45	50	55	Ω	

Table 6-1	19. LVPECL Specifications	Note (1)				
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V _{CCIO} (2)	I/O supply voltage		3.135	3.3	3.465	V
V _{ID}	Input differential voltage swing (single-ended)		300	600	1,000	mV
V _{ICM}	Input common mode voltage		1.0		2.5	V
V _{OD}	Output differential voltage (single-ended)	R _L = 100 Ω	525		970	mV
V _{OCM}	Output common mode voltage	R _L = 100 Ω	1,650		2,250	mV
R _L	Receiver differential input resistor		90	100	110	Ω

Notes to Table 6-19:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The top and bottom clock input differential buffers in I/O banks 3, 4, 7, and 8 are powered by V_{CCINT} , not V_{CCIO} . The PLL clock output/feedback differential buffers are powered by VCC_PLL_OUT . For differential clock output/feedback operation, connect VCC_PLL_OUT to 3.3 V.

Table 6–20. 3.3-V PCI Specifications Note (1)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V_{CCIO}	Output supply voltage		3.0	3.3	3.6	V		
V _{IH}	High-level input voltage		0.5 V _{CCIO}		V _{CCIO} + 0.5	٧		
V _{IL}	Low-level input voltage		-0.3		0.3 V _{CCIO}	V		
V _{OH}	High-level output voltage	$I_{OUT} = -500 \mu A$	0.9 V _{CCIO}			V		
V _{OL}	Low-level output voltage	$I_{OUT} = 1,500 \mu A$			0.1 V _{CCIO}	V		

Note to Table 6–20:

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6-2	21. PCI-X Mode 1 Specifications	Note (1)				
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V_{CCIO}	Output supply voltage		3.0		3.6	٧
V _{IH}	High-level input voltage		0.5 V _{CCIO}		V _{CCIO} + 0.5	٧
V_{IL}	Low-level input voltage		-0.3		0.35 V _{CCIO}	V
V_{IPU}	Input pull-up voltage		0.7 V _{CCIO}			V
V _{OH}	High-level output voltage	$I_{OUT} = -500 \mu A$	0.9 V _{CCIO}			V
V_{OL}	Low-level output voltage	$I_{OUT} = 1,500 \mu A$			0.1 V _{CCIO}	V

Note to Table 6–21:

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6-2	Table 6–22. SSTL-18 Class I Specifications Note (1)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V _{CCIO}	Output supply voltage		1.71	1.8	1.89	V			
V _{REF}	Reference voltage		0.855	0.9	0.945	V			
V _{TT}	Termination voltage		V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	V			
V _{IH} (DC)	High-level DC input voltage		V _{REF} + 0.125			V			
V _{IL} (DC)	Low-level DC input voltage				V _{REF} - 0.125	V			
V _{IH} (AC)	High-level AC input voltage		V _{REF} + 0.25			V			
V _{IL} (AC)	Low-level AC input voltage				V _{REF} - 0.25	V			
V _{OH}	High-level output voltage	$I_{OH} = -6.7 \text{ mA } (2)$	V _{TT} + 0.475			V			
V _{OL}	Low-level output voltage	I _{OL} = 6.7 mA (2)			V _{TT} – 0.475	٧			

Notes to Table 6-22:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 6-	Table 6–23. SSTL-18 Class II Specifications Note (1)									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V_{CCIO}	Output supply voltage		1.71	1.8	1.89	٧				
V_{REF}	Reference voltage		0.855	0.9	0.945	٧				
V _{TT}	Termination voltage		V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04	V				
V _{IH} (DC)	High-level DC input voltage		V _{REF} + 0.125			٧				
V _{IL} (DC)	Low-level DC input voltage				V _{REF} – 0.125	V				
V _{IH} (AC)	High-level AC input voltage		V _{REF} + 0.25			٧				
V _{IL} (AC)	Low-level AC input voltage				V _{REF} - 0.25	V				
V _{OH}	High-level output voltage	$I_{OH} = -13.4 \text{ mA } (2)$	V _{CCIO} - 0.28			٧				
V _{OL}	Low-level output voltage	I _{OL} = 13.4 mA <i>(2)</i>			0.28	V				

Notes to Table 6-23:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 6-2	Table 6–24. SSTL-18 Class I & II Differential Specifications Note (1)									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V_{CCIO}	Output supply voltage		1.71	1.8	1.89	٧				
V _{SWING} (DC)	DC differential input voltage		0.25			V				
V _X (AC)	AC differential input cross point voltage		(V _{CCIO} /2) – 0.175		(V _{CCIO} /2) + 0.175	V				
V _{SWING} (AC)	AC differential input voltage		0.5			V				
V _{ISO}	Input clock signal offset voltage			0.5 V _{CCIO}		V				
ΔV_{ISO}	Input clock signal offset voltage variation			200		mV				
V _{OX} (AC)	AC differential cross point voltage		(V _{CCIO} /2) – 0.125		(V _{CCIO} /2) + 0.125	V				

Note to Table 6-24:

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6-2	Table 6–25. SSTL-2 Class I Specifications Note (1)									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V _{CCIO}	Output supply voltage		2.375	2.5	2.625	V				
V _{TT}	Termination voltage		V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04	V				
V _{REF}	Reference voltage		1.188	1.25	1.313	V				
V _{IH} (DC)	High-level DC input voltage		V _{REF} + 0.18		3.0	V				
V _{IL} (DC)	Low-level DC input voltage		-0.3		V _{REF} - 0.18	V				
V _{IH} (AC)	High-level AC input voltage		V _{REF} + 0.35			V				
V _{IL} (AC)	Low-level AC input voltage				V _{REF} - 0.35	V				
V _{OH}	High-level output voltage	$I_{OH} = -8.1 \text{ mA } (2)$	V _{TT} + 0.57			V				
V _{OL}	Low-level output voltage	I _{OL} = 8.1 mA (2)			V _{TT} – 0.57	V				

Notes to Table 6-25:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 6-2	Table 6–26. SSTL-2 Class II Specifications Note (1)									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
V _{CCIO}	Output supply voltage		2.375	2.5	2.625	V				
V _{TT}	Termination voltage		V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04	V				
V _{REF}	Reference voltage		1.188	1.25	1.313	V				
V _{IH} (DC)	High-level DC input voltage		V _{REF} + 0.18		V _{CCIO} + 0.3	V				
V _{IL} (DC)	Low-level DC input voltage		-0.3		V _{REF} - 0.18	V				
V _{IH} (AC)	High-level AC input voltage		V _{REF} + 0.35			V				
V _{IL} (AC)	Low-level AC input voltage				V _{REF} - 0.35	V				
V _{OH}	High-level output voltage	$I_{OH} = -16.4 \text{ mA } (2)$	V _{TT} + 0.76			V				
V _{OL}	Low-level output voltage	I _{OL} = 16.4 mA (2)			V _{TT} – 0.76	V				

Notes to Table 6-26:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V _{CCIO}	Output supply voltage		2.375	2.5	2.625	٧
V _{SWING} (DC)	DC differential input voltage		0.36			٧
V _X (AC)	AC differential input cross point voltage		(V _{CCIO} /2) - 0.2		$(V_{CCIO}/2) + 0.2$	V
V _{SWING} (AC)	AC differential input voltage		0.7			٧
V _{ISO}	Input clock signal offset voltage			0.5 V _{CCIO}		V
$\Delta V_{\rm ISO}$	Input clock signal offset voltage variation			200		mV
V _{OX} (AC)	AC differential output cross point voltage		(V _{CCIO} /2) - 0.2		$(V_{CCIO}/2) + 0.2$	V

Notes to Table 6–26:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 6-	Table 6–28. 1.2-V HSTL SpecificationsNote (1)									
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit				
$V_{\rm CCIO}$	Output supply voltage		1.14	1.2	1.26	V				
V_{REF}	Reference voltage		0.48 V _{CCIO}	0.5 V _{CCIO}	0.52 V _{CCIO}	٧				
V _{IH} (DC)	High-level DC input voltage		V _{REF} + 0.08		V _{CCIO} + 0.15	٧				
V _{IL} (DC)	Low-level DC input voltage		-0.15		V _{REF} - 0.08	٧				
V _{IH} (AC)	High-level AC input voltage		V _{REF} + 0.15		V _{CCIO} + 0.24	٧				
V _{IL} (AC)	Low-level AC input voltage		-0.24		V _{REF} – 0.15	٧				
V _{OH}	High-level output voltage	I _{OH} = 8 mA	V _{REF} + 0.15		V _{CCIO} + 0.15	٧				
V_{OL}	Low-level output voltage	$I_{OH} = -8 \text{ mA}$	-0.15		V _{REF} – 0.15	٧				

Note to Table 6-28:

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6-2	Table 6–29. 1.5-V HSTL Class I Specifications Note (1)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V _{CCIO}	Output supply voltage		1.425	1.5	1.575	V			
V _{REF}	Input reference voltage		0.713	0.75	0.788	٧			
V _{TT}	Termination voltage		0.713	0.75	0.788	V			
V _{IH} (DC)	DC high-level input voltage		V _{REF} + 0.1			٧			
V _{IL} (DC)	DC low-level input voltage		-0.3		V _{REF} - 0.1	V			
V _{IH} (AC)	AC high-level input voltage		V _{REF} + 0.2			٧			
V _{IL} (AC)	AC low-level input voltage				V _{REF} - 0.2	V			
V _{OH}	High-level output voltage	I _{OH} = 8 mA (2)	V _{CCIO} - 0.4			٧			
V _{OL}	Low-level output voltage	I _{OH} = -8 mA (2)			0.4	٧			

Notes to Table 6-29:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 6-3	Table 6–30. 1.5-V HSTL Class II Specifications Note (1)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V_{CCIO}	Output supply voltage		1.425	1.50	1.575	V			
V_{REF}	Input reference voltage		0.713	0.75	0.788	V			
V _{TT}	Termination voltage		0.713	0.75	0.788	V			
V _{IH} (DC)	DC high-level input voltage		V _{REF} + 0.1			V			
V _{IL} (DC)	DC low-level input voltage		-0.3		V _{REF} - 0.1	V			
V _{IH} (AC)	AC high-level input voltage		V _{REF} + 0.2			V			
V _{IL} (AC)	AC low-level input voltage				V _{REF} - 0.2	V			
V _{OH}	High-level output voltage	I _{OH} = 16 mA (2)	V _{CCIO} - 0.4			V			
V _{OL}	Low-level output voltage	I _{OH} = -16 mA <i>(2)</i>			0.4	V			

Notes to Table 6-30:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 6-3	Table 6–31. 1.5-V HSTL Class I & II Differential Specifications Note (1)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V _{CCIO}	I/O supply voltage		1.425	1.5	1.575	V			
V _{DIF} (DC)	DC input differential voltage		0.2			٧			
V _{CM} (DC)	DC common mode input voltage		0.68		0.9	٧			
V _{DIF} (AC)	AC differential input voltage		0.4			V			
V _{OX} (AC)	AC differential cross point voltage		0.68		0.9	٧			

Note to Table 6-31:

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6-3	Table 6–32. 1.8-V HSTL Class I SpecificationsNote (1)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V _{CCIO}	Output supply voltage		1.71	1.80	1.89	V			
V _{REF}	Input reference voltage		0.85	0.90	0.95	٧			
V _{TT}	Termination voltage		0.85	0.90	0.95	V			
V _{IH} (DC)	DC high-level input voltage		V _{REF} + 0.1			V			
V _{IL} (DC)	DC low-level input voltage		-0.3		V _{REF} - 0.1	V			
V _{IH} (AC)	AC high-level input voltage		V _{REF} + 0.2			V			
V _{IL} (AC)	AC low-level input voltage				V _{REF} - 0.2	V			
V _{OH}	High-level output voltage	I _{OH} = 8 mA (2)	V _{CCIO} - 0.4			V			
V _{OL}	Low-level output voltage	$I_{OH} = -8 \text{ mA } (2)$			0.4	٧			

Notes to Table 6-32:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 6–3	Table 6–33. 1.8-V HSTL Class II Specifications Note (1)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit			
V_{CCIO}	Output supply voltage		1.71	1.80	1.89	V			
V_{REF}	Input reference voltage		0.85	0.90	0.95	V			
V _{TT}	Termination voltage		0.85	0.90	0.95	V			
V _{IH} (DC)	DC high-level input voltage		V _{REF} + 0.1			V			
V _{IL} (DC)	DC low-level input voltage		-0.3		V _{REF} - 0.1	V			
V _{IH} (AC)	AC high-level input voltage		V _{REF} + 0.2			V			
V _{IL} (AC)	AC low-level input voltage				V _{REF} - 0.2	V			
V _{OH}	High-level output voltage	I _{OH} = 16 mA (2)	V _{CCIO} - 0.4			V			
V _{OL}	Low-level output voltage	I _{OH} = -16 mA (2)			0.4	٧			

Notes to Table 6-33:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This specification is supported across all the programmable drive settings available for this I/O standard as shown in the *Stratix II GX Architecture* chapter in volume 1 of the *Stratix II GX Device Handbook*.

Table 6–34. 1.8-V HSTL Class I & II Differential Specifications Note (1)								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V _{CCIO}	I/O supply voltage		1.71	1.80	1.89	V		
V _{DIF} (DC)	DC input differential voltage		0.2			٧		
V _{CM} (DC)	DC common mode input voltage		0.78		1.12	V		
V _{DIF} (AC)	AC differential input voltage		0.4			٧		
V _{OX} (AC)	AC differential cross point voltage		0.68		0.9	٧		

Note to Table 6-34:

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Bus Hold Specifications

Table 6–35 shows the Stratix II GX device family bus hold specifications.

Table 6-35.	Table 6–35. Bus Hold Parameters Note (1)											
		V _{CCIO} Level										
Parameter	Conditions	1.2	2 V	1.	.5 V	1.8	B V	2.	5 V	3.3	3 V	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	V _{IN} > V _{IL} (maximum)	22.5		25		30		50		70		μΑ
High sustaining current	V _{IN} < V _{IH} (minimum)	-22.5		-25		-30		-50		-70		μА
Low overdrive current	0 V < V _{IN} < V _{CCIO}		120		160		200		300		500	μΑ
High overdrive current	0 V < V _{IN} < V _{CCIO}		-120		-160		-200		-300		-500	μА
Bus-hold trip point		0.45	0.95	0.5	1.0	0.68	1.07	0.7	1.7	0.8	2.0	V

Note to Table 6-35:

On-Chip Termination Specifications

Tables 6–36 and 6–37 define the specification for internal termination resistance tolerance when using series or differential on-chip termination.

Table 6–36. Series On-Chip Termination Specification for Top & Bottom I/O Banks (Part 1 of 2) Notes (1), (2)								
			Resist	ance Tolerance				
Symbol	Description	Conditions	Commercial Max	Industrial Max	Unit			
$25-\OmegaR_S$ $3.3/2.5$	Internal series termination with calibration (25- Ω setting)	$V_{CCIO} = 3.3/2.5V$	±5	±10	%			
	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 3.3/2.5V	±30	±30	%			

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6–36. Series On-Chip Termination Specification for Top & Bottom I/O Banks (Part 2 of 2) Notes (1), (2)

			Resista	ance Tolerance		
Symbol	Description	Conditions	Commercial Max	Industrial Max	Unit	
50-Ω R _S 3.3/2.5	Internal series termination with calibration (50- Ω setting)	$V_{CCIO} = 3.3/2.5V$	±5	±10	%	
	Internal series termination without calibration (50- Ω setting)	$V_{CCIO} = 3.3/2.5V$	±30	± 30	%	
25-ΩR _S 1.8	Internal series termination with calibration (25- Ω setting)	V _{CCIO} = 1.8V	±5	±10	%	
	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 1.8V	±30	±30	%	
50-ΩR _S 1.8	Internal series termination with calibration (50- Ω setting)	V _{CCIO} = 1.8 V	±5	±10	%	
	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 1.8V	±30	±30	%	
50-ΩR _S 1.5	Internal series termination with calibration (50- Ω setting)	V _{CCIO} = 1.5V	±8	±10	%	
	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 1.5V	±36	±36	%	
50-ΩR _S 1.2	Internal series termination with calibration (50- Ω setting)	V _{CCIO} = 1.2V	±8	±10	%	
	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 1.2V	±50	±50	%	

Notes for Table 6-36:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The resistance tolerance for calibrated SOCT is for the moment of calibration. If the temperature or voltage changes over time, the tolerance may also change.

Table 6–37. Series On-Chip Termination Specification for Left I/O Banks (Part 1 of 2) Note (1)									
		Resistance Tolerance							
Symbol	Description	Conditions	Commercial Max	Industrial Max	Unit				
25-ΩR _S 3.3/2.5	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 3.3/2.5V	±30	±30	%				
50-ΩR _S 3.3/2.5/1.8	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 3.3/2.5/1.8V	±30	±30	%				

Table 6–37. Series On-Chip Termination Specification for Left I/O Banks (Part 2 of 2) Note (1)									
		Resista	nce Tolerand	e					
Symbol	Description	Conditions	Commercial Max	Industrial Max	Unit				
50-ΩR _S 1.5	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 1.5V	±36	±36	%				
R_D	Internal differential termination for LVDS (100- Ω setting)	V _{CCIO} = 3.3 V	±20	±25	%				

Note to Table 6-37:

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Pin Capacitance

Table 6–38 shows the Stratix II GX device family pin capacitance.

Table 6–38. Stratix II GX Device Capacitance Notes (1), (2)									
Symbol	Parameter	Typical	Unit						
C _{IOTB}	Input capacitance on I/O pins in I/O banks 3, 4, 7, and 8.	5.0	pF						
C _{IOL}	Input capacitance on I/O pins in I/O banks 1 and 2, including high-speed differential receiver and transmitter pins.	6.1	pF						
C _{CLKTB}	Input capacitance on top/bottom clock input pins: ${\tt CLK}[47]$ and ${\tt CLK}[1215]$.	6.0	pF						
C _{CLKL}	Input capacitance on left clock inputs: CLK0 and CLK2.	6.1	pF						
C _{CLKL+}	Input capacitance on left clock inputs: CLK1 and CLK3.	3.3	pF						
C _{OUTFB}	Input capacitance on dual-purpose clock output/feedback pins in PLL banks 11 and 12.	6.7	pF						

Notes to Table 6-38:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) Capacitance is sample-tested only. Capacitance is measured using time-domain reflections (TDR). Measurement accuracy is within ±0.5 pF.

Power Consumption

Altera offers two ways to calculate power for a design: the Excel-based PowerPlay early power estimator power calculator and the Quartus II PowerPlay power analyzer feature.

The interactive Excel-based PowerPlay early power estimator is typically used prior to designing the FPGA in order to get an estimate of device power. The Quartus II PowerPlay power analyzer provides better quality

estimates based on the specifics of the design after place-and-route is complete. The power analyzer can apply a combination of user-entered, simulation-derived and estimated signal activities which, combined with detailed circuit models, can yield very accurate power estimates.

In both cases, these calculations should only be used as an estimation of power, not as a specification.



For more information on PowerPlay tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Early Power Estimator* and *PowerPlay Power Analyzer* chapters in volume 3 of the *Quartus II Handbook*.

The PowerPlay early power estimator is available on the Altera web site at **www.altera. com**. See Table 6–10 on page 18 for typical I_{CC} standby specifications.

Timing Model

The DirectDriveTM technology and MultiTrackTM interconnect ensure predictable performance, accurate simulation, and accurate timing analysis across all Stratix II GX device densities and speed grades. This section describes and specifies the performance, internal, external, and PLL timing specifications.

All specifications are representative of worst-case supply voltage and junction temperature conditions.

Preliminary & Final Timing

Timing models can have either preliminary or final status. The Quartus II software issues an informational message during the design compilation if the timing models are preliminary. Table 6–39 shows the status of the Stratix II GX device timing models.

Preliminary status means the timing model is subject to change. Initially, timing numbers are created using simulation results, process data, and other known parameters. These tests are used to make the preliminary numbers as close to the actual timing parameters as possible.

Final timing numbers are based on actual device operation and testing. These numbers reflect the actual performance of the device under worst-case voltage and junction temperature conditions.

Table 6–39. Stratix II GX Device Timing Model Status							
Device	Preliminary	Final					
EP2SGX30	✓						
EP2SGX60	✓						
EP2SGX90	✓						
EP2SGX130	✓						

I/O Timing Measurement Methodology

Different I/O standards require different baseline loading techniques for reporting timing delays. Altera characterizes timing delays with the required termination for each I/O standard and with 0 pF (except for PCI and PCI-X which use 10 pF) loading and the timing is specified up to the output pin of the FPGA device. The Quartus II software calculates the I/O timing for each I/O standard with a default baseline loading as specified by the I/O standards.

The following measurements are made during device characterization. Altera measures clock-to-output delays (t_{CO}) at worst-case process, minimum voltage, and maximum temperature (PVT) for default loading conditions shown in Table 6–40. Use the following equations to calculate clock pin to output pin timing for Stratix II GX devices.


- t_{CO} from clock pin to I/O pin = delay from clock pad to I/O output register + IOE output register clock-to-output delay + delay from output register to output pin + I/O output delay
- t_{xz}/t_{zx} from clock pin to I/O pin = delay from clock pad to I/O output register + IOE output register clock-to-output delay + delay from output register to output pin + I/O output delay + output enable pin delay

Simulation using IBIS models is required to determine the delays on the PCB traces in addition to the output pin delay timing reported by the Quartus II software and the timing model in the device handbook.

- 1. Simulate the output driver of choice into the generalized test setup, using values from Table 6–40.
- 2. Record the time to V_{MEAS} .
- Simulate the output driver of choice into the actual PCB trace and load, using the appropriate IBIS model or capacitance value to represent the load.
- 4. Record the time to V_{MEAS} .
- 5. Compare the results of steps 2 and 4. The increase or decrease in delay should be added to or subtracted from the I/O Standard Output Adder delays to yield the actual worst-case propagation delay (clock-to-output) of the PCB trace.

The Quartus II software reports the timing with the conditions shown in Table 6–40 using the above equation. Figure 6–7 shows the model of the circuit that is represented by the output timing of the Quartus II software.

Figure 6–7. Output Delay Timing Reporting Setup Modeled by Quartus II



Notes to Figure 6–7:

- (1) Output pin timing is reported at the output pin of the FPGA device. Additional delays for loading and board trace delay need to be accounted for with IBIS model simulations
- (2) V_{CCPD} is 3.085 V unless otherwise specified.
- (3) V_{CCINT} is 1.12 V unless otherwise specified.

Table 6–40. Output Timing Measurement Methodology for Output Pins (Part 1 of 2) Notes (1), (2), (3), (4)								
I/O Standard		Loading & Termination						
	R _S (Ω)	R _D (Ω)	R _T (Ω)	V _{CCIO} (V)	V _{TT} (V)	C _L (pF)	V _{MEAS} (V)	
LVTTL (5)				3.135		0	1.5675	
LVCMOS (5)				3.135		0	1.5675	
2.5 V (5)				2.375		0	1.1875	
1.8 V (5)				1.710		0	0.855	
1.5 V (5)				1.425		0	0.7125	
PCI (6)				2.970		10	1.485	
PCI-X (6)				2.970		10	1.485	
SSTL-2 Class I	25		50	2.325	1.123	0	1.1625	
SSTL-2 Class II	25		25	2.325	1.123	0	1.1625	
SSTL-18 Class I	25		50	1.660	0.790	0	0.83	
SSTL-18 Class II	25		25	1.660	0.790	0	0.83	
1.8-V HSTL Class I			50	1.660	0.790	0	0.83	
1.8-V HSTL Class II			25	1.660	0.790	0	0.83	
1.5-V HSTL Class I			50	1.375	0.648	0	0.6875	


Table 6-40. Output Timing Measurement Methodology for Output Pins (Part 2 of 2) Notes (1), (2), (3), (4) Measurement **Loading & Termination** Point I/O Standard $R_{S}(\Omega)$ $V_{TT}(V)$ C_I (pF) V_{MFAS} (V) $R_n(\Omega)$ $R_T(\Omega)$ V_{ccio} (V) 1.5-V HSTL Class II 25 1.375 0.648 0.6875 1.2-V HSTL with OCT 1.140 O 0.570 Differential SSTL-2 Class I 2.325 1.123 25 50 0 1.1625 Differential SSTL-2 Class II 25 2.325 0 25 1.123 1.1625 Differential SSTL-18 Class I 25 50 1.660 0.790 0 0.83 Differential SSTL-18 Class II 25 25 1.660 0.790 0 0.83 1.5-V differential HSTL Class I 50 1.375 0.648 0 0.6875 1.5-V differential HSTL Class II 25 1.375 0.648 0 0.6875 1.8-V differential HSTL Class I 50 1.660 0.790 0 0.83 1.8-V differential HSTL Class II 25 1.660 0.790 0 0.83 LVDS 2.325 100 0 1.1625 LVPECL 100 0 3.135 1.5675

Notes to Table 6-40:


- (1) Input measurement point at internal node is 0.5 V_{CCINT}.
- (2) Output measuring point for V_{MEAS} at buffer output is 0.5 V_{CCIO} .
- (3) Input stimulus edge rate is 0 to V_{CC} in 0.2 ns (internal signal) from the driver preceding the I/O buffer.
- (4) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (5) Less than 50-mV ripple on V_{CCIO} and V_{CCPD} , $V_{CCINT} = 1.15$ V with less than 30-mV ripple.
- (6) $V_{CCPD} = 2.97 \text{ V}$, less than 50-mV ripple on V_{CCIO} and V_{CCPD} , $V_{CCINT} = 1.15 \text{ V}$.

Figures 6–8 and 6–9 show the measurement setup for output disable and output enable timing.

Figure 6–8. Measurement Setup for t_{xz} Note (1)




$t_{\mbox{XZ}}$, Driving Low to Tristate



Note to Figure 6–8:

(1) V_{CCINT} is 1.12 V for this measurement.

Figure 6-9. Measurement Setup for tzx






Table 6–41 specifies the input timing measurement setup.

Table 6-41. Timing Measurement Methodology for Input Pins (Part 1 of 2)Notes (1), (2), (3), (4), (5)									
I/O Ctondovd	Mea	Measurement Point							
I/O Standard	V _{CCIO} (V)	V _{REF} (V)	Edge Rate (ns)	VMEAS (V)					
LVTTL (6)	3.135		3.135	1.5675					
LVCMOS (6)	3.135		3.135	1.5675					
2.5 V (6)	2.375		2.375	1.1875					
1.8 V (6)	1.710		1.710	0.855					
1.5 V (6)	1.425		1.425	0.7125					
PCI (7)	2.970		2.970	1.485					
PCI-X (7)	2.970		2.970	1.485					
SSTL-2 Class I	2.325	1.163	2.325	1.1625					
SSTL-2 Class II	2.325	1.163	2.325	1.1625					
SSTL-18 Class I	1.660	0.830	1.660	0.83					
SSTL-18 Class II	1.660	0.830	1.660	0.83					
1.8-V HSTL Class I	1.660	0.830	1.660	0.83					
1.8-V HSTL Class II	1.660	0.830	1.660	0.83					

Table 6-41. Timing Measurement Methodology for Input Pins (Part 2 of 2)Notes (1), (2), (3), (4), (5)									
I/O Otomdovid	Mea	Measurement Conditions							
I/O Standard	V _{CCIO} (V)	V _{REF} (V)	Edge Rate (ns)	VMEAS (V)					
1.5-V HSTL Class I	1.375	0.688	1.375	0.6875					
1.5-V HSTL Class II	1.375	0.688	1.375	0.6875					
1.2-V HSTL with OCT	1.140	0.570	1.140	0.570					
Differential SSTL-2 Class I	2.325	1.163	2.325	1.1625					
Differential SSTL-2 Class II	2.325	1.163	2.325	1.1625					
Differential SSTL-18 Class I	1.660	0.830	1.660	0.83					
Differential SSTL-18 Class II	1.660	0.830	1.660	0.83					
1.5-V differential HSTL Class I	1.375	0.688	1.375	0.6875					
1.5-V differential HSTL Class II	1.375	0.688	1.375	0.6875					
1.8-V differential HSTL Class I	1.660	0.830	1.660	0.83					
1.8-V differential HSTL Class II	1.660	0.830	1.660	0.83					
LVDS	2.325		0.100	1.1625					
LVPECL	3.135		0.100	1.5675					

Notes to Table 6-41:

- (1) Input buffer sees no load at buffer input.
- (2) Input measuring point at buffer input is 0.5 $\ensuremath{V_{\text{CCIO}}}$
- (3) Output measuring point is $0.5 V_{CC}$ at internal node.
- (4) Input edge rate is 1 V/ns.
- (5) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (6) Less than 50-mV ripple on V_{CCIO} and V_{CCPD} , $V_{CCINT} = 1.15$ V with less than 30-mV ripple.
- (7) $V_{CCPD} = 2.97 \text{ V}$, less than 50-mV ripple on V_{CCIO} and V_{CCPD} , $V_{CCINT} = 1.15 \text{ V}$.

Table 6–42 shows the Stratix II GX performance for some common designs. All performance values were obtained with the Quartus II software compilation of LPM or MegaCore functions for FIR and FFT designs.

Table 6-42	Table 6–42. Stratix II GX Performance Notes (Part 1 of 3) Note (1)									
		Re	sources Us	ed	Performance					
Applications		ALUTs	TriMatrix Memory Blocks	DSP Blocks	-3 Speed Grade (2)	-3 Speed Grade (3)	-4 Speed Grade	-5 Speed Grade	Units	
LE	16-to-1 multiplexer (4)	21	0	0	632.51	587.88	549.45	442.28	MHz	
	32-to-1 multiplexer (4)	38	0	0	532.19	495.78	467.07	384.31	MHz	
	16-bit counter	16	0	0	568.18	539.66	508.13	422.47	MHz	
	64-bit counter	64	0	0	242.42	231.0	218.29	179.88	MHz	
TriMatrix Memory M512	Simple dual- port RAM 32 x 18bit	0	1	0	500.0	476.19	447.22	373.13	MHz	
block	FIFO 32 x 18 bit	22	1	0	517.33	476.19	446.42	373.13	MHz	
TriMatrix Memory M4K block	Simple dual- port RAM 128 x 36bit	0	1	0	540.54	515.46	483.09	401.6	MHz	
	True dual-port RAM 128 x 18bit	0	1	0	540.54	515.46	483.09	401.6	MHz	
	FIFO 128 x 36 bit	22	1	0	523.28	502.0	483.09	401.6	MHz	

		Re	esources Us	ed		Pe	rformance		
Арр	olications	ALUTs	TriMatrix Memory Blocks	DSP Blocks	-3 Speed Grade (2)	-3 Speed Grade (3)	-4Speed Grade	-5 Speed Grade	Units
TriMatrix Memory MegaRAM	Single port RAM 4K x 144bit	0	1	0	349.65	333.33	313.47	261.09	MHz
block	Simple dual- port RAM 4K x 144bit	0	1	0	420.16	400.0	375.93	313.47	MHz
	True dual-port RAM 4K x 144 bit	0	1	0	349.65	333.33	313.47	261.09	MHz
	Single port RAM 8K x 72 bit	0	1	0	354.6	337.83	317.46	263.85	MHz
	Simple dual- port RAM 8K x 72 bit	0	1	0	420.16	400.0	375.93	313.47	MHz
	True dual-port RAM 8K x 72 bit	0	1	0	349.65	333.33	313.47	261.09	MHz
	Single port RAM 16K x 36 bit	0	1	0	364.96	347.22	325.73	271.73	MHz
	Simple dual- port RAM 16K x 36 bit	0	1	0	420.16	400.0	375.93	313.47	MHz
	True dual-port RAM 16K x 36 bit	0	1	0	359.71	342.46	322.58	268.09	MHz
	Single port RAM 32K x 18 bit	0	1	0	364.96	347.22	325.73	271.73	MHz
	Simple dual- port RAM 32K x 18 bit	0	1	0	420.16	400.0	375.93	313.47	MHz
	True dual-port RAM 32K x 18 bit	0	1	0	359.71	342.46	322.58	268.09	MHz

Table 6-42	?. Stratix II GX Pe	rformance	Notes (Pa	rt 3 of 3)	Note (1))			
		Re	esources Us	ed		Pe	rformance		
Арр	olications	ALUTs	TriMatrix Memory Blocks	DSP Blocks	-3 Speed Grade (2)	-3 Speed Grade (3)	-4 Speed Grade	-5 Speed Grade	Units
TriMatrix Memory	Single port RAM 64K x 9 bit	0	1	0	364.96	347.22	325.73	271.73	MHz
MegaRAM block (cont.)	Simple dual-port RAM 64K x 9 bit	0	1	0	420.16	400.0	375.93	313.47	MHz
	True dual-port RAM 64K x 9 bit	0	1	0	359.71	342.46	322.58	268.09	MHz
DSP block	9 x 9-bit multiplier (5)	0	0	1	430.29	409.16	385.2	320.1	MHz
	18 x 18-bit multiplier (5)	0	0	1	410.17	390.01	367.1	305.06	MHz
	18 x 18-bit multiplier (7)	0	0	1	450.04	428.08	403.22	335.12	MHz
	36 x 36-bit multiplier (5)	0	0	1	250.0	238.15	224.01	186.6	MHz
	36 x 36-bit multiplier (6)	0	0	1	410.17	390.01	367.1	305.06	MHz
	18-bit, 4-tap FIR filter	0	0	1	410.17	390.01	367.1	305.06	MHz
Larger Designs	8-bit, 16-tap parallel FIR filter	58	0	4	253.54	247.21	231.37	182.74	MHz

Notes to Table 6–42:

- (1) These design performance numbers were obtained using the Quartus II software.
- (2) This column refers to -3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (3) This column refers to -3 speed grades for EP2SGX130 devices.
- (4) This application uses registered inputs and outputs.
- (5) This application uses registered multiplier input and output stages within the DSP block.
- (6) This application uses registered multiplier input, pipeline, and output stages within the DSP block.
- (7) This application uses registered multiplier inputs with outputs of the multiplier stage feeding the accumulator or subtractor within the DSP block.

Internal Timing Parameters

Refer to Tables 6–43 through 6–48 for internal timing parameters.

Table 6-	-43. LE_FF Internal Timing	Micropa	aramete	ers N	ote (1)					
Symbol	Parameter	-	peed e <i>(2)</i>		peed e <i>(3)</i>	-4 Spee	d Grade	-5 Sp Gra		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{SU}	LE register setup time before clock	90		95		101		121		ps
t _H	LE register hold time after clock	149		157		167		200		ps
t _{CO}	LE register clock-to-output delay	62	94	62	99	62	105	62	127	ps
t _{CLR}	Minimum clear pulse width	204		214		227		273		ps
t _{PRE}	Minimum preset pulse width	204		214		227		273		ps
t _{CLKL}	Minimum clock low time	612		642		683		820		ps
t _{CLKH}	Minimum clock high time	612		642		683		820		ps
t _{LUT}		170	378	170	397	170	422	170	507	
t _{ADDER}		372	619	372	650	372	691	372	829	

Notes to Table 6-43:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (3) This column refers to -3 speed grades for EP2SGX130 devices.

Table 6–44. IOE Internal Timing Microparameters (Part 1 of 2) Note (1)												
Symbol	Parameter	-	-3 Speed Grade <i>(2)</i>		peed e <i>(3)</i>		peed ade	-5 Sp Gra		Unit		
		Min	Max	Min	Max	Min	Max	Min	Max			
t _{SU}	IOE input and output register setup time before clock	122		128		136		163		ps		
t _H	IOE input and output register hold time after clock	72		75		80		96		ps		

Table 6-44. II	OE Internal Timing Micro	parame	ters (Pa	rt 2 of 2	') No	te (1)				
Symbol	Parameter		peed le <i>(2)</i>		peed le <i>(3)</i>		peed ade		oeed ide	Unit
-		Min	Max	Min	Max	Min	Max	Min	Max	
t _{CO}	IOE input and output register clock-to-output delay	101	169	101	177	101	188	101	226	ps
t _{PIN2COMBOUT_R}	Row input pin to IOE combinational output	410	760	410	798	410	848	410	1018	ps
t _{PIN2COMBOUT_C}	Column input pin to IOE combinational output	428	787	428	825	428	878	428	1054	ps
t _{COMBIN2PIN_R}	Row IOE data input to combinational output pin	1101	2026	1101	2127	1101	2261	1101	2439	ps
t _{COMBIN2PIN_C}	Column IOE data input to combinational output pin	991	1854	991	1946	991	2069	991	2246	ps
t _{CLR}	Minimum clear pulse width	200		210		223		268		ps
t _{PRE}	Minimum preset pulse width	200		210		223		268		ps
t _{CLKL}	Minimum clock low time	600		630		669		804		ps
t _{CLKH}	Minimum clock high time	600		630		669		804		ps

Notes to Table 6-44:

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

⁽²⁾ This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.

⁽³⁾ This column refers to –3 speed grades for EP2SGX130 devices.

Table 6–45. DS	P Block Internal Timin	g Micro	parame	eters (Pa	art 1 of 2	') No	te (1)			
Symbol	Parameter	-3 Sp Grad			peed le <i>(3)</i>		peed ade	-5 S _I Gra		Unit
,		Min	Max	Min	Max	Min	Max	Min	Max	
t _{su}	Input, pipeline, and output register setup time before clock	50		52		55		67		ps
t _H	Input, pipeline, and output register hold time after clock	180		189		200		241		ps
tco	Input, pipeline, and output register clock-to-output delay	0	0	0	0	0	0	0	0	ps
t _{INREG2PIPE9}	Input register to DSP block pipeline register in 9 × 9-bit mode	1312	2030	1312	2131	1312	2266	1312	2720	ps
t _{INREG2PIPE18}	Input register to DSP block pipeline register in 18 × 18- bit mode	1302	2010	1302	2110	1302	2244	1302	2693	ps
t _{INREG2PIPE36}	Input register to DSP block pipeline register in 36 × 36- bit mode	1302	2010	1302	2110	1302	2244	1302	2693	ps
t _{PIPE2OUTREG2ADD}	DSP block pipeline register to output register delay in two-multipliers adder mode	924	1450	924	1522	924	1618	924	1943	ps
tpipe20utreG4ADD	DSP block pipeline register to output register delay in four-multipliers adder mode	1134	1850	1134	1942	1134	2065	1134	2479	ps
t _{PD9}	Combinational input to output delay for 9×9	2100	2880	2100	3024	2100	3214	2100	3859	ps
t _{PD18}	Combinational input to output delay for 18 × 18	2110	2990	2110	3139	2110	3337	2110	4006	ps
t _{PD36}	Combinational input to output delay for 36 × 36	2939	4450	2939	4672	2939	4967	2939	5962	ps

Table 6-45. D.	Table 6–45. DSP Block Internal Timing Microparameters (Part 2 of 2) Note (1)												
Symbol	Parameter	-3 Sp Grad		-3 S _I Grad			peed ade	-5 Sp Gra		Unit			
		Min	Max	Min	Max	Min	Max	Min	Max				
t _{CLR}	Minimum clear pulse width	2212		2322		2469		2964		ps			
t _{CLKL}	Minimum clock low time	1190		1249		1328		1594		ps			
t _{CLKH}	Minimum clock high time	1190		1249		1328		1594		ps			

Notes to Table 6-45:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (3) This column refers to –3 speed grades for EP2SGX130 devices.

Table 6–46.	M512 Block Intern	al Timin	g Microp	aramete	rs (Part	1 of 2)	Notes	(1), (2)		
Symbol	Parameter		peed de(3)	_	ed Grade (4)	-4 Spec	ed Grade	-5 Spec	ed Grade	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{M512RC}	Synchronous read cycle time	2089	2318	2089	2433	2089	2587	2089	3104	ps
t _{M512} WERESU	Write or read enable setup time before clock	22		23		24		29		ps
t _{M512WEREH}	Write or read enable hold time after clock	203		213		226		272		ps
t _{M512DATASU}	Data setup time before clock	22		23		24		29		ps
t _{M512DATAH}	Data hold time after clock	203		213		226		272		ps
t _{M512WADDRSU}	Write address setup time before clock	22		23		24		29		ps
t _{M512WADDRH}	Write address hold time after clock	203		213		226		272		ps
t _{M512RADDRSU}	Read address setup time before clock	22		23		24		29		ps

Table 6–46.	M512 Block Intern	al Timing	g Microp	arametei	rs (Part	2 of 2)	Notes	(1), (2)		
Symbol	Parameter		peed le <i>(3)</i>		d Grade 4)	-4 Spee	d Grade	-5 Spee	d Grade	Unit
•		Min	Max	Min	Max	Min	Max	Min	Max	
t _{M512RADDRH}	Read address hold time after clock	203		213		226		272		ps
t _{M512DATACO1}	Clock-to-output delay when using output registers	298	478	298	501	298	533	298	640	ps
t _{M512DATACO2}	Clock-to-output delay without output registers	2102	2345	2102	2461	2102	2616	2102	3141	ps
t _{M512CLKL}	Minimum clock low time	1315		1380		1468		1762		ps
t _{M512CLKH}	Minimum clock high time	1315		1380		1468		1762		ps
t _{M512CLR}	Minimum clear pulse width	144		151		160		192		ps

Notes to Table 6-46:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The M512 block f_{MAX} obtained using the Quartus II software does not necessarily equal to 1/TM512RC.
- (3) This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (4) This column refers to –3 speed grades for EP2SGX130 devices.

Table 6-47.	M4K Block Interna	l Timing	Micropa	rameters	(Part 1	of 2)	Notes (1), (2)		
Symbol	Parameter	-3 Spee	d Grade 3)	-3 Spee	d Grade 4)	-4 Spee	d Grade	-5 Spee	d Grade	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{M4KRC}	Synchronous read cycle time	1462	2240	1462	2351	1462	2500	1462	3000	ps
t _{M4KWERESU}	Write or read enable setup time before clock	22		23		24		29		ps
t _{M4KWEREH}	Write or read enable hold time after clock	203		213		226		272		ps
t _{M4KBESU}	Byte enable setup time before clock	22		23		24		29		ps
t _{M4KBEH}	Byte enable hold time after clock	203		213		226		272		ps
t _{M4KDATAASU}	A port data setup time before clock	22		23		24		29		ps
t _{M4KDATAAH}	A port data hold time after clock	203		213		226		272		ps
t _{M4KADDRASU}	A port address setup time before clock	22		23		24		29		ps
t _{M4KADDRAH}	A port address hold time after clock	203		213		226		272		ps
t _{M4KDATABSU}	B port data setup time before clock	22		23		24		29		ps
t _{M4KDATABH}	B port data hold time after clock	203		213		226		272		ps
t _{M4KRADDRBSU}	B port address setup time before clock	22		23		24		29		ps
t _{M4KRADDRBH}	B port address hold time after clock	203		213		226		272		ps
t _{M4KDATACO1}	Clock-to-output delay when using output registers	334	524	334	549	334	584	334	701	ps
t _{M4KDATACO2}	Clock-to-output delay without output registers	1616	2453	1616	2574	1616	2737	1616	3286	ps

Symbol	Parameter	-3 Speed	d Grade 3)	-3 Spee	d Grade 4)	-4 Spee	d Grade	-5 Spee	d Grade	Unit
•		Min	Max	Min	Max	Min	Max	Min	Max	
t _{M4KCLKH}	Minimum clock high time	1250		1312		1395		1675		ps
t _{M4KCLKL}	Minimum clock low time	1250		1312		1395		1675		ps
t _{M4KCLR}	Minimum clear pulse width	144		151		160		192		ps

Notes to Table 6-47:

- The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- The M512 block f_{MAX} obtained using the Quartus II software does not necessarily equal to 1/TM4KRC.
- (3) This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (4) This column refers to -3 speed grades for EP2SGX130 devices.

Table 6-48.	Table 6–48. M-RAM Block Internal Timing Microparameters (Part 1 of 2) Notes (1), (2)												
Symbol	Parameter		peed e <i>(3)</i>		peed e <i>(4)</i>	-4 Speed Grade		-5 S _l Gra	Unit				
		Min	Max	Min	Max	Min	Max	Min	Max				
t _{MEGARC}	Synchronous read cycle time	1866	2774	1866	2911	1866	3096	1866	3716	ps			
t _{MEGAWERESU}	Write or read enable setup time before clock	144		151		160		192		ps			
t _{MEGAWEREH}	Write or read enable hold time after clock	39		40		43		52		ps			
t _{MEGABESU}	Byte enable setup time before clock	-9		-10		-11		-13		ps			
t _{MEGABEH}	Byte enable hold time after clock	39		40		43		52		ps			
t _{MEGADATAASU}	A port data setup time before clock	50		52		55		67		ps			
t _{MEGADATAAH}	A port data hold time after clock	243		255		271		325		ps			
t _{MEGAADDRASU}	A port address setup time before clock	589		618		657		789		ps			
t _{MEGAADDRAH}	A port address hold time after clock	-347		-365		-388		-465		ps			

Symbol	Parameter	-3 Speed Grade (3)		-3 Speed Grade (4)		-4 Speed Grade		-5 Speed Grade		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{MEGADATABSU}	B port setup time before clock	50		52		55		67		ps
t _{MEGADATABH}	B port hold time after clock	243		255		271		325		ps
t _{MEGAADDRBSU}	B port address setup time before clock	589		618		657		789		ps
t _{MEGAADDRBH}	B port address hold time after clock	-347		-365		-388		-465		ps
t _{MEGADATACO1}	Clock-to-output delay when using output registers	480	715	480	749	480	797	480	957	ps
t _{MEGADATACO2}	Clock-to-output delay without output registers	1950	2899	1950	3042	1950	3235	1950	3884	ps
t _{MEGACLKL}	Minimum clock low time	1250		1312		1395		1675		ps
t _{MEGACLKH}	Minimum clock high time	1250		1312		1395		1675		ps
t _{MEGACLR}	Minimum clear pulse width	144		151		160		192		ps

Notes to Table 6-48:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The M512 block f_{MAX} obtained using the Quartus II software does not necessarily equal to 1/TMEGARC.
- (3) This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (4) This column refers to –3 speed grades for EP2SGX130 devices.

Stratix II GX Clock Timing Parameters

See Tables 6–49 through 6–65 for Stratix II GX clock timing parameters.

Table 6–49. Stratix II GX Clock Timing Parameters					
Symbol	Parameter				
t _{CIN}	Delay from clock pad to I/O input register				
t _{COUT}	Delay from clock pad to I/O output register				

Table 6–49. Stratix II GX Clock Timing Parameters					
Symbol	Parameter				
t _{PLLCIN}	Delay from PLL inclk pad to I/O input register				
t _{PLLCOUT}	Delay from PLL inclk pad to I/O output register				

EP2SGX30 Clock Timing Parameters

Tables 6–50 through 6–53 show the maximum clock timing parameters for EP2SGX30 devices.



The data in Tables 6–50 through 6–53 is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6–50. EP2SGX30 Column Pins Global Clock Timing Parameters							
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Unito	
	Industrial	Commercial	Grade	Grade	Grade	Units	
t _{CIN}	-	1.643	2.679	2.978	3.562	ns	
t _{COUT}	-	1.478	2.437	2.708	3.238	ns	
t _{PLLCIN}	-	0.129	0.428	0.466	0.547	ns	
t _{PLLCOUT}	-	-0.036	0.186	0.196	0.223	ns	

Table 6–51. EP2SGX30 Row Pins Global Clock Timing Parameters							
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Unito	
	Industrial	Commercial	Grade	Grade	Grade	Units	
t _{CIN}	-	1.392	2.290	2.545	3.042	ns	
t _{COUT}	-	1.397	2.286	2.541	3.037	ns	
t _{PLLCIN}	-	-0.136	0.043	0.037	0.032	ns	
t _{PLLCOUT}	-	-0.131	0.039	0.033	0.027	ns	

Table 6–52. EP2SGX30 Column Pins Regional Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	112-		
	Industrial	Commercial	Grade	Grade	Grade	Units		
t _{CIN}	-	1.527	2.545	2.829	3.384	ns		
t _{COUT}	-	1.392	2.545	2.829	3.384	ns		
t _{PLLCIN}	-	0.104	0.237	0.253	0.292	ns		
t _{PLLCOUT}	-	-0.061	0.237	0.253	0.292	ns		

Table 6–53. EP2SGX30 Row Pins Regional Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Units		
	Industrial	Commercial	Grade	Grade	Grade	UIIIIS		
t _{CIN}	-	1.280	2.452	2.726	3.261	ns		
t _{COUT}	-	1.285	2.457	2.732	3.266	ns		
t _{PLLCIN}	-	-0.167	0.215	0.229	0.268	ns		
t _{PLLCOUT}	-	-0.162	0.215	0.229	0.263	ns		

EP2SGX60 Clock Timing Parameters

Tables 6–54 through 6–57 show the maximum clock timing parameters for EP2SGX60 devices.



The data in Tables 6–54 through 6–57 is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6–54. EP2SGX60 Column Pins Global Clock Timing Parameters								
	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Unite		
Parameter	Industrial	Commercial	Grade	Grade	Grade	Units		
t _{CIN}	-	1.754	2.960	3.295	3.939	ns		
t _{COUT}	-	1.589	2.718	3.025	3.615	ns		
t _{PLLCIN}	-	0.061	0.484	0.531	0.623	ns		
t _{PLLCOUT}	-	-0.104	0.242	0.261	0.299	ns		

Table 6–55. EP2SGX60 Row Pins Global Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed			
	Industrial	Commercial	Grade	Grade	Grade	Units		
t _{CIN}	-	1.531	2.602	2.895	3.461	ns		
t _{cout}	-	1.536	2.598	2.891	3.456	ns		
t _{PLLCIN}	-	-0.158	0.126	0.131	0.145	ns		
t _{PLLCOUT}	-	-0.153	0.122	0.127	0.14	ns		

Table 6–56. EP2SGX60 Column Pins Regional Clock Timing Parameters									
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Units			
	Industrial	Commercial	Grade	Grade	Grade	UIIIIS			
t _{CIN}	-	1.608	2.760	3.072	3.673	ns			
t _{COUT}	-	1.443	2.760	3.072	3.673	ns			
t _{PLLCIN}	-	0.08	0.334	0.361	0.423	ns			
t _{PLLCOUT}	-	-0.085	0.326	0.352	0.423	ns			

Table 6–57. EP2SGX60 Row Pins Regional Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	II mida		
	Industrial	Commercial	Grade	Grade	Grade	Units		
t _{CIN}	-	1.375	2.733	3.044	3.642	ns		
t _{COUT}	-	1.380	2.736	3.044	3.642	ns		
t _{PLLCIN}	-	-0.166	0.326	0.352	0.423	ns		
t _{PLLCOUT}	-	-0.161	0.326	0.352	0.423	ns		

EP2SGX90 Clock Timing Parameters

Tables 6--58 through 6--61 show the maximum clock timing parameters for EP2SGX90 devices.



The data in Tables 6–58 through 6–61 is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6–58. EP2SGX90 Column Pins Global Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	II mida		
	Industrial	Commercial	Grade	Grade	Grade	Units		
t _{CIN}	-	1.868	3.107	3.458	4.137	ns		
t _{COUT}	-	1.703	2.865	3.188	3.813	ns		
t _{PLLCIN}	-	-0.257	0.168	0.179	0.206	ns		
t _{PLLCOUT}	-	-0.422	-0.074	-0.091	-0.118	ns		

Table 6–59. EP2SGX90 Row Pins Global Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Unite		
	Industrial	Commercial	Grade	Grade	Grade	Units		
t _{CIN}	-	1.640	2.757	3.064	3.665	ns		
t _{COUT}	-	1.645	2.753	3.060	3.660	ns		
t _{PLLCIN}	-	-0.485	-0.189	-0.223	-0.279	ns		
t _{PLLCOUT}	-	-0.48	-0.193	-0.227	-0.284	ns		

Table 6–60. EP2SGX90 Column Pins Regional Clock Timing Parameters									
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	II mida			
	Industrial	Commercial	Grade	Grade	Grade	Units			
t _{CIN}	-	1.702	2.898	3.225	3.857	ns			
t _{COUT}	-	1.569	2.898	3.225	3.857	ns			
t _{PLLCIN}	-	-0.109	0.204	0.221	0.25	ns			
t _{PLLCOUT}	-	-0.274	0.204	0.22	0.25	ns			

Table 6–61. EP2SGX90 Row Pins Regional Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	11-2-		
	Industrial	Commercial	Grade	Grade	Grade	Units		
t _{CIN}	-	1.461	2.787	3.100	3.709	ns		
t _{COUT}	-	1.466	2.792	3.108	3.716	ns		
t _{PLLCIN}	-	-0.353	0.184	0.197	0.223	ns		
t _{PLLCOUT}	-	-0.348	0.19	0.197	0.223	ns		

EP2SGX130 Clock Timing Parameters

Tables 6–62 through 6–65 show the maximum clock timing parameters for EP2SGX130 devices.



The data in Tables 6–62 through 6–65 is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6–62. EP2SGX130 Column Pins Global Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Unite		
	Industrial	Commercial	Grade	Grade	Grade	Units		
t _{CIN}	-	1.998	3.491	3.706	4.434	ns		
t _{COUT}	-	1.833	3.237	3.436	4.110	ns		
t _{PLLCIN}	-	-0.019	0.317	0.332	0.386	ns		
t _{PLLCOUT}	-	-0.184	0.063	0.062	0.062	ns		

Table 6–63. EP2SGX130 Row Pins Global Clock Timing Parameters								
Parameter	Fast Corner		-3 Speed	-4 Speed	-5 Speed	Unito		
	Industrial	Commercial	Grade	Grade	Grade	Units		
t _{CIN}	-	1.762	3.105	3.297	3.942	ns		
t _{COUT}	-	1.767	3.101	3.293	3.937	ns		
t _{PLLCIN}	-	-0.258	-0.079	-0.09	-0.126	ns		
t _{PLLCOUT}	-	-0.253	-0.083	-0.094	-0.131	ns		

Table 6–64. EP2SGX130 Column Pins Regional Clock Timing Parameters										
Parameter	Fast	Corner	-3 Speed	-4 Speed	-5 Speed	lluite				
	Industrial	Commercial	Grade	Grade	Grade	Units				
t _{CIN}	-	1.838	3.218	3.417	4.087	ns				
t _{COUT}	-	1.690	3.218	3.417	4.087	ns				
t _{PLLCIN}	-	0.134	0.361	0.378	0.444	ns				
t _{PLLCOUT}	-	-0.031	0.361	0.378	0.444	ns				

Table 6–65. EP2SGX130 Row Pins Regional Clock Timing Parameters											
Parameter	Fast (Corner	-3 Speed	-4 Speed	-5 Speed	Units					
	Industrial	Commercial	Grade	Grade	Grade	UIIIIS					
t _{CIN}	-	1.563	3.191	3.389	4.060	ns					
t _{COUT}	-	1.568	3.195	3.395	4.060	ns					
t _{PLLCIN}	-	-0.132	0.34	0.356	0.417	ns					
t _{PLLCOUT}	-	-0.127	0.34	0.356	0.417	ns					

Clock Network Skew Adders

The Quartus II software models skew within dedicated clock networks such as global and regional clocks. Therefore, the intra-clock network skew adder is not specified. Table 6–66 specifies the clock skew between any two clock networks driving registers in the IOE.

Table 6–66. Clock Network Specifications Note (1)										
Name	Description	Min	Тур	Max	Unit					
Clock skew adder	Inter-clock network, same side			±50	ps					
EP2SGX30 (2)	Inter-clock network, entire chip			±100	ps					
Clock skew adder	Inter-clock network, same side			±50	ps					
EP2SGX60 (2)	Inter-clock network, entire chip			±100	ps					
Clock skew adder	Inter-clock network, same side			±55	ps					
EP2SGX90 (2)	Inter-clock network, entire chip			±110	ps					

Table 6–66. Clock Network Specifications Note (1)										
Name	Description	Min	Тур	Max	Unit					
Clock skew adder	Inter-clock network, same side			±63	ps					
EP2SGX130 (2)	Inter-clock network, entire chip			±125	ps					

Notes to Table 6-66:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This is in addition to intra-clock network skew, which is modeled in the Quartus II software.

IOE Programmable Delay

See Tables 6-67 and 6-68 for IOE programmable delay.

Table 6-6	Table 6–67. Stratix II GX IOE Programmable Delay on Column Pins Notes (1), (2)												
	Dethe	Available	Minimum Timing		-3 Speed Grade (3)		-3 Speed Grade (4)		-4 Speed Grade		-5 Speed Grade		
Parameter	Paths Affected	Settings	Min Offset (ps)	Max Offset (ps)									
Input delay from pin to internal cells	Pad to I/O dataout to logic array	8	0	1781	0	2881	0	3025	0	3217	0	3,860	
Input delay from pin to input register	Pad to I/O input register	64	0	2053	0	3275	0	3439	0	3657	0	4388	
Delay from output register to output pin	I/O output register to pad	2	0	332	0	500	0	525	0	559	0	670	
Output enable pin delay	t _{XZ} , t _{ZX}	2	0	320	0	483	0	507	0	539	0	647	

Notes to Table 6-67:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The incremental values for the settings are generally linear. For the exact delay associated with each setting, use the latest version of the Quartus II software.
- (3) This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (4) This column refers to -3 speed grades for EP2SGX130 devices.

Table 6–68	Table 6–68. Stratix II GX IOE Programmable Delay on Row Pins Notes (1), (2)												
Parameter	Paths	Available	Minimum Timing		-3 Speed Grade		-3 Speed Grade		-4 Speed Grade		-5 Speed Grade		
Farailleter	Affected	Settings	Min Offset	Max Offset									
Input delay from pin to internal cells	Pad to I/O dataout to logic array	8	0	1782	0	2876	0	3020	0	3212	0	3853	
Input delay from pin to input register	Pad to I/O input register	64	0	2054	0	3270	0	3434	0	3652	0	4381	
Delay from output register to output pin	I/O output register to pad	2	0	332	0	500	0	525	0	559	0	670	
Output enable pin delay	t_{XZ}, t_{ZX}	2	0	320	0	483	0	507	0	539	0	647	

Notes to Table 6-68:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The incremental values for the settings are generally linear. For the exact delay associated with each setting, use the latest version of the Quartus II software.

Default Capacitive Loading of Different I/O Standards

See Table 6–69 for default capacitive loading of different I/O standards.

Table 6–69. Default Loading of Different I/O Standards for Stratix II GX Devices (Part 1 of 2) Note (1)								
I/O Standard	Capacitive Load	Unit						
LVTTL	0	pF						
LVCMOS	0	pF						
2.5 V	0	pF						
1.8 V	0	pF						
1.5 V	0	pF						
PCI	10	pF						
PCI-X	10	pF						
SSTL-2 Class I	0	pF						

Table 6-69. Default Loading of Different I/O Standards for Stratix II GX Devices (Part 2 of 2) *Note (1)* I/O Standard **Capacitive Load** Unit SSTL-2 Class II 0 pF SSTL-18 Class I 0 рF SSTL-18 Class II 0 pF 1.5-V HSTL Class I 0 pF 1.5-V HSTL Class II 0 pF 0 1.8-V HSTL Class I рF 1.8-V HSTL Class II рF 0 Differential SSTL-2 Class I 0 pF Differential SSTL-2 Class II 0 pF Differential SSTL-18 Class I 0 pF рF 0 Differential SSTL-18 Class II 0 рF 1.5-V differential HSTL Class I рF 1.5-V differential HSTL Class II 0 1.8-V differential HSTL Class I 0 pF рF 1.8-V differential HSTL Class II 0

Note to Table 6–69:

LVDS

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

0

pF

I/O Delays

See Tables 6–70 through 6–74 for I/O delays.

Table 6–70. I/O Delay Parameters							
Symbol	Parameter						
t _{DIP}	Delay from I/O datain to output pad						
t _{OP}	Delay from I/O output register to output pad						
t _{PCOUT}	Delay from input pad to I/O dataout to core						
t _{Pl}	Delay from input pad to I/O input register						

Table 6–71. Stratix II	GX I/O Input Del	lay for Column	Pins (Part 1	of 2) Not	re (1)		
I/O Standard	Parameter	Minimum Timing	-3 Speed Grade (3)	-3 Speed Grade (4)	-4 Speed Grade	-5 Speed Grade	Unit
LVTTL	t _{Pl}	707	1223	1282	1364	1637	ps
	t _{PCOUT}	428	787	825	878	1054	ps
2.5 V	t _{Pl}	717	1210	1269	1349	1619	ps
	t _{PCOUT}	438	774	812	863	1036	ps
1.8 V	t _{Pl}	783	1366	1433	1523	1829	ps
	t _{PCOUT}	504	930	976	1037	1246	ps
1.5 V	t _{Pl}	786	1436	1506	1602	1922	ps
	t _{PCOUT}	507	1000	1049	1116	1339	ps
LVCMOS	t _{Pl}	707	1223	1282	1364	1637	ps
	t _{PCOUT}	428	787	825	878	1054	ps
SSTL-2 Class I	t _{Pl}	530	818	857	912	1094	ps
	t _{PCOUT}	251	382	400	426	511	ps
SSTL-2 Class II	t _{Pl}	530	818	857	912	1094	ps
	t _{PCOUT}	251	382	400	426	511	ps
SSTL-18 Class I	t _{Pl}	569	898	941	1001	1201	ps
	t _{PCOUT}	290	462	484	515	618	ps
SSTL-18 Class II	t _{Pl}	569	898	941	1001	1201	ps
	t _{PCOUT}	290	462	484	515	618	ps
1.5-V HSTL Class I	t _{Pl}	587	993	1041	1107	1329	ps
	t _{PCOUT}	308	557	584	621	746	ps

Table 6–71. Stratix II G	GX I/O Input Del	ay for Column	Pins (Part 2	of 2) Not	re (1)		
I/O Standard	Parameter	Minimum Timing	-3 Speed Grade (3)	-3 Speed Grade (4)	-4 Speed Grade	-5 Speed Grade	Unit
1.5-V HSTL Class II	t _{Pl}	587	993	1041	1107	1329	ps
	t _{PCOUT}	308	557	584	621	746	ps
1.8-V HSTL Class I	t _{Pl}	569	898	941	1001	1201	ps
	t _{PCOUT}	290	462	484	515	618	ps
1.8-V HSTL Class II	t _{Pl}	569	898	941	1001	1201	ps
	t _{PCOUT}	290	462	484	515	618	ps
PCI	t _{Pl}	712	1214	1273	1354	1625	ps
	t _{PCOUT}	433	778	816	868	1042	ps
PCI-X	t _{PI}	712	1214	1273	1354	1625	ps
	t _{PCOUT}	433	778	816	868	1042	ps
Differential SSTL-2	t _{Pl}	530	818	857	912	1094	ps
Class I (2)	t _{PCOUT}	251	382	400	426	511	ps
Differential SSTL-2	t _{Pl}	530	818	857	912	1094	ps
Class II (2)	t _{PCOUT}	251	382	ed (3)	511	ps	
Differential SSTL-18	t _{Pl}	569	898	941	1001	1201	ps
Class I (2)	t _{PCOUT}	290	462	484	515	618	ps
Differential SSTL-18	t _{Pl}	569	898	941	1001	1201	ps
Class II (2)	t _{PCOUT}	290	462	484	515	618	ps
1.8-V differential HSTL	t _{Pl}	569	898	941	1001	1201	ps
Class I (2)	t _{PCOUT}	290	462	484	515	618	ps
1.8-V differential HSTL	t _{Pl}	569	898	941	1001	1201	ps
Class II (2)	t _{PCOUT}	290	462	484	515	618	ps
1.5-V differential HSTL	t _{Pl}	587	993	1041	1107	1329	ps
Class I (2)	t _{PCOUT}	308	557	584	621	746	ps
1.5-V differential HSTL	t _{Pl}	587	993	1041	1107	1329	ps
Class II (2)	t _{PCOUT}	308	557	584	621	746	ps

Notes for Table 6–71:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) These I/O standards are only supported on DQS pins.
- (3) This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (4) This column refers to –3 speed grades for EP2SGX130 devices.

Table 6–72. Stratix li	I GX I/O Input L	Delay for Rou	Pins (Part 1	of 2) Note ((1)		
I/O Standard	Parameter	Minimum Timing	-3 Speed Grade <i>(3)</i>	-3 Speed Grade (4)	-4 Speed Grade	-5 Speed Grade	Unit
LVTTL	t _{Pl}	749	1287	1350	1435	1723	ps
	t _{PCOUT}	410	760	798	848	1018	ps
2.5 V	t _{Pl}	761	1273	1335	1419	1704	ps
	t _{PCOUT}	422	746	783	832	999	ps
1.8 V	t _{Pl}	827	1427	1497	1591	1911	ps
	t _{PCOUT}	488	900	945	1004	1206	ps
1.5 V	t _{Pl}	830	1498	1571	1671	2006	ps
	t _{PCOUT}	491	971	1019	1084	1301	ps
LVCMOS	t _{Pl}	749	1287	1350	1435	1723	ps
	t _{PCOUT}	410	760	798	848	1018	ps
SSTL-2 Class I	t _{Pl}	573	879	921	980	1176	ps
	t _{PCOUT}	234	352	369	393	471	ps
SSTL-2 Class II	t _{Pl}	573	879	921	980	1176	ps
	t _{PCOUT}	234	352	369	393	471	ps
SSTL-18 Class I	t _{Pl}	605	960	1006	1070	1285	ps
SSTL-16 Class I	t _{PCOUT}	266	433	454	483	580	ps
SSTL-18 Class II	t _{Pl}	605	960	1006	1070	1285	ps
	t _{PCOUT}	266	433	454	483	580	ps
1.5-V HSTL Class I	t _{Pl}	631	1056	1107	1177	1413	ps
	t _{PCOUT}	292	529	555	590	708	ps
1.5-V HSTL Class II	t _{Pl}	631	1056	1107	1177	1413	ps
	t _{PCOUT}	292	529	555	590	708	ps
1.8-V HSTL Class I	t _{Pl}	605	960	1006	1070	1285	ps
	t _{PCOUT}	266	433	454	483	580	ps
1.8-V HSTL Class II	t _{Pl}	605	960	1006	1070	1285	ps
	t _{PCOUT}	266	433	454	483	580	ps
PCI	t _{Pl}	830	1498	1571	1671	2006	ps
	t _{PCOUT}	491	971	1019	1084	1301	ps
PCI-X	t _{Pl}	830	1498	1571	1671	2006	ps
	t _{PCOUT}	491	971	1019	1084	1301	ps
LVDS (2)	t _{Pl}	540	948	994	1057	1269	ps
	t _{PCOUT}	201	421	442	470	564	ps

Table 6–72. Stratix II (GX I/O Input D	Delay for Row	Pins (Part 2	of 2) Note ((1)		
I/O Standard	Parameter	Minimum Timing	-3 Speed Grade (3)	-3 Speed Grade (4)	-4 Speed Grade	-5 Speed Grade	Unit
HyperTransport	t _{Pl}	540	948	994	1057	1269	ps
	t _{PCOUT}	201	421	442	470	564	ps
Differential SSTL-2	t _{Pl}	573	879	921	980	1176	ps
Class I	t _{PCOUT}	234	352	369	393	471	ps
Differential SSTL-2 Class II	t _{Pl}	573	879	921	980	1176	ps
	t _{PCOUT}	234	352	369	393	471	ps
Differential SSTL-18	t _{Pl}	605	960	1006	1070	1285	ps
Class I	t _{PCOUT}	266	433	454	483	580	ps
Differential SSTL-18	t _{Pl}	605	960	1006	1070	1285	ps
Class II	t _{PCOUT}	266	433	454	483	580	ps
1.8-V differential HSTL	t _{Pl}	605	960	1006	1070	1285	ps
Class I	t _{PCOUT}	266	433	454	483	580	ps
1.8-V differential HSTL	t _{Pl}	605	960	1006	1070	1285	ps
Class II	t _{PCOUT}	266	433	454	483	580	ps
1.5-V differential HSTL	t _{Pl}	631	1056	1107	1177	1413	ps
Class I	t _{PCOUT}	292	529	555	590	708	ps
1.5-V differential HSTL	t _{Pl}	631	1056	1107	1177	1413	ps
Class II	t _{PCOUT}	292	529	555	590	708	ps

Notes to Table 6–72:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The parameters are only available on the left side of the device.
- (3) This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (4) This column refers to –3 speed grades for EP2SGX130 devices.

I/O Standard	Drive Strength	Parameter	Minimum Timing	-3 Speed Grade (4)	-3 Speed Grade <i>(5)</i>	-4 Speed Grade	-5 Speed Grade	Unit
LVTTL	4 mA	t _{OP}	1236	2351	2467	2624	2820	ps
		t _{DIP}	1258	2417	2537	2698	2910	ps
	8 mA	t _{OP}	1091	2036	2136	2272	2448	ps
		t _{DIP}	1113	2102	2206	2346	2538	ps
	12 mA	t _{OP}	1024	2036	2136	2272	2448	ps
		t _{DIP}	1046	2102	2206	2346	2538	ps
	16 mA	t _{OP}	998	1893	1986	2112	2279	ps
		t _{DIP}	1020	1959	2056	2186	2369	ps
	20 mA	t _{OP}	976	1787	1875	1994	2154	ps
		t _{DIP}	998	1853	1945	2068	2244	ps
	24 mA (2)	t _{OP}	969	1788	1876	1995	2156	ps
		t _{DIP}	991	1854	1946	2069	2246	ps
LVCMOS	4 mA	t _{OP}	1091	2036	2136	2272	2448	ps
		t _{DIP}	1113	2102	2206	2346	2538	ps
	8 mA	t _{OP}	999	1786	1874	1993	2153	ps
	-	t _{DIP}	1021	1852	1944	2067	2243	ps
	12 mA	t _{OP}	971	1720	1805	1919	2075	ps
		t _{DIP}	993	1786	1875	1993	2165	ps
	16 mA	t _{OP}	978	1693	1776	1889	2043	ps
		t _{DIP}	1000	1759	1846	1963	2133	ps
	20 mA	t _{OP}	965	1677	1759	1871	2025	ps
		t _{DIP}	987	1743	1829	1945	2115	ps
	24 mA (2)	t _{OP}	954	1659	1741	1851	2003	ps
		t _{DIP}	976	1725	1811	1925	2093	ps
2.5 V	4 mA	t _{OP}	1053	2063	2165	2302	2480	ps
		t _{DIP}	1075	2129	2235	2376	2570	ps
	8 mA	t _{OP}	1001	1841	1932	2054	2218	ps
		t _{DIP}	1023	1907	2002	2128	2308	ps
	12 mA	t _{OP}	980	1742	1828	1944	2101	ps
		t _{DIP}	1002	1808	1898	2018	2191	ps
	16 mA (2)	t _{OP}	962	1679	1762	1873	2027	ps
		t _{DIP}	984	1745	1832	1947	2117	ps

Table 6–73. Stra	tix II GX I/O	Output Delay	for Column	Pins (Part	2 of 7) N	ote (1)		
I/O Standard	Drive Strength	Parameter	Minimum Timing	-3 Speed Grade (4)	-3 Speed Grade <i>(5)</i>	-4 Speed Grade	-5 Speed Grade	Unit
1.8 V	2 mA	t _{OP}	1093	2904	3048	3241	3472	ps
		t _{DIP}	1115	2970	3118	3315	3562	ps
	4 mA	t _{OP}	1098	2248	2359	2509	2698	ps
		t _{DIP}	1120	2314	2429	2583	2788	ps
	6 mA	t _{OP}	1022	2024	2124	2258	2434	ps
		t _{DIP}	1044	2090	2194	2332	2524	ps
	8 mA	t _{OP}	1024	1947	2043	2172	2343	ps
		t _{DIP}	1046	2013	2113	2246	2433	ps
	10 mA	t _{OP}	978	1882	1975	2100	2266	ps
		t _{DIP}	1000	1948	2045	2174	2356	ps
	12 mA (2)	t _{OP}	979	1833	1923	2045	2209	ps
		t _{DIP}	1001	1899	1993	2119	2299	ps
1.5 V	2 mA	t _{OP}	1073	2505	2629	2795	3002	ps
		t _{DIP}	1095	2571	2699	2869	3092	ps
	4 mA	t _{OP}	1009	2023	2123	2257	2433	ps
		t _{DIP}	1031	2089	2193	2331	2523	ps
	6 mA	t _{OP}	1012	1923	2018	2146	2315	ps
		t _{DIP}	1034	1989	2088	2220	2405	ps
	8 mA (2)	t _{OP}	971	1878	1970	2095	2262	ps
		t _{DIP}	993	1944	2040	2169	2352	ps
SSTL-2 Class I	8 mA	t _{OP}	957	1715	1799	1913	2041	ps
		t _{DIP}	979	1781	1869	1987	2131	ps
	12 mA (2)	t _{OP}	940	1672	1754	1865	1991	ps
		t _{DIP}	962	1738	1824	1939	2081	ps
SSTL-2 Class II	16 mA	t _{OP}	918	1609	1688	1795	1918	ps
		t _{DIP}	940	1675	1758	1869	2008	ps
	20 mA	t _{OP}	919	1598	1676	1783	1905	ps
		t _{DIP}	941	1664	1746	1857	1995	ps
	24 mA (2)	t _{OP}	915	1596	1674	1781	1903	ps
		t _{DIP}	937	1662	1744	1855	1993	ps

Table 6–73. Strat	ix II GX I/O (Output Delay	for Column	Pins (Part	3 of 7) N	ote (1)		
I/O Standard	Drive Strength	Parameter	Minimum Timing	-3 Speed Grade (4)	-3 Speed Grade <i>(5)</i>	-4 Speed Grade	-5 Speed Grade	Unit
SSTL-18 Class I	4 mA	t _{OP}	953	1690	1773	1886	2012	ps
		t _{DIP}	975	1756	1843	1960	2102	ps
	6 mA	t _{OP}	958	1656	1737	1848	1973	ps
		t _{DIP}	980	1722	1807	1922	2063	ps
	8 mA	t _{OP}	937	1640	1721	1830	1954	ps
		t _{DIP}	959	1706	1791	1904	2044	ps
	10 mA	t _{OP}	942	1638	1718	1827	1952	ps
		t _{DIP}	964	1704	1788	1901	2042	ps
	12 mA (2)	t _{OP}	936	1626	1706	1814	1938	ps
		t _{DIP}	958	1692	1776	1888	2028	ps
SSTL-18 Class II	8 mA	t _{OP}	925	1597	1675	1782	1904	ps
		t _{DIP}	947	1663	1745	1856	1994	ps
	16 mA	t _{OP}	937	1578	1655	1761	1882	ps
		t _{DIP}	959	1644	1725	1835	1972	ps
	18 mA	t _{OP}	933	1585	1663	1768	1890	ps
		t _{DIP}	955	1651	1733	1842	1980	ps
	20 mA (2)	t _{OP}	933	1583	1661	1766	1888	ps
		t _{DIP}	955	1649	1731	1840	1978	ps
1.8-V HSTL	4 mA	t _{OP}	956	1608	1687	1794	1943	ps
Class I		t _{DIP}	978	1674	1757	1868	2033	ps
	6 mA	t _{OP}	962	1595	1673	1779	1928	ps
		t _{DIP}	984	1661	1743	1853	2018	ps
	8 mA	t _{OP}	940	1586	1664	1769	1917	ps
		t _{DIP}	962	1652	1734	1843	2007	ps
	10 mA	t _{OP}	944	1591	1669	1775	1923	ps
		t _{DIP}	966	1657	1739	1849	2013	ps
	12 mA (2)	t _{OP}	936	1585	1663	1768	1916	ps
		t _{DIP}	958	1651	1733	1842	2006	ps

Table 6–73. Strat	ix II GX I/O (Output Delay	for Column	Pins (Part	4 of 7) N	ote (1)		
I/O Standard	Drive Strength	Parameter	Minimum Timing	-3 Speed Grade (4)	-3 Speed Grade <i>(5)</i>	-4 Speed Grade	-5 Speed Grade	Unit
1.8-V HSTL	16 mA	t_{OP}	919	1385	1453	1545	1680	ps
Class II		t _{DIP}	941	1451	1523	1619	1770	ps
	18 mA	t _{OP}	921	1394	1462	1555	1691	ps
		t _{DIP}	943	1460	1532	1629	1781	ps
	20 mA (2)	t _{OP}	921	1402	1471	1564	1700	ps
		t _{DIP}	943	1468	1541	1638	1790	ps
1.5-V HSTL	4 mA	t _{OP}	956	1607	1686	1793	1942	ps
Class I		t _{DIP}	978	1673	1756	1867	2032	ps
	6 mA	t _{OP}	961	1588	1666	1772	1920	ps
		t _{DIP}	983	1654	1736	1846	2010	ps
	8 mA	t _{OP}	943	1590	1668	1774	1922	ps
		t _{DIP}	965	1656	1738	1848	2012	ps
	10 mA	t _{OP}	943	1592	1670	1776	1924	ps
		t _{DIP}	965	1658	1740	1850	2014	ps
	12 mA (2)	t _{OP}	937	1590	1668	1774	1922	ps
		t _{DIP}	959	1656	1738	1848	2012	ps
1.5-V HSTL	16 mA	t _{OP}	924	1431	1501	1596	1734	ps
Class II		t _{DIP}	946	1497	1571	1670	1824	ps
	18 mA	t _{OP}	927	1439	1510	1605	1744	ps
		t _{DIP}	949	1505	1580	1679	1834	ps
	20 mA (2)	t _{OP}	929	1450	1521	1618	1757	ps
		t _{DIP}	951	1516	1591	1692	1847	ps
PCI	-	t _{OP}	1082	1956	2051	2176	2070	ps
		t _{DIP}	1104	2022	2121	2250	2160	ps
PCI-X	-	t _{OP}	1082	1956	2051	2176	2070	ps
		t _{DIP}	1104	2022	2121	2250	2160	ps
Differential SSTL-	8 mA	t _{OP}	957	1715	1799	1913	2041	ps
2 Class I (3)		t _{DIP}	979	1781	1869	1987	2131	ps
	12 mA	t _{OP}	940	1672	1754	1865	1991	ps
		t _{DIP}	962	1738	1824	1939	2081	ps

Table 6–73. Strati	x II GX I/O	Output Delay	for Column	Pins (Part	5 of 7) N	ote (1)		
I/O Standard	Drive Strength	Parameter	Minimum Timing	-3 Speed Grade (4)	-3 Speed Grade <i>(5)</i>	-4 Speed Grade	-5 Speed Grade	Unit
Differential	16 mA	t _{OP}	918	1609	1688	1795	1918	ps
SSTL-2 Class II (3)		t _{DIP}	940	1675	1758	1869	2008	ps
	20 mA	t _{OP}	919	1598	1676	1783	1905	ps
		t _{DIP}	941	1664	1746	1857	1995	ps
	24 mA	t _{OP}	915	1596	1674	1781	1903	ps
		t _{DIP}	937	1662	1744	1855	1993	ps
Differential	4 mA	t _{OP}	953	1690	1773	1886	2012	ps
SSTL-18 Class I		t _{DIP}	975	1756	1843	1960	2102	ps
	6 mA	t _{OP}	958	1656	1737	1848	1973	ps
		t _{DIP}	980	1722	1807	1922	2063	ps
	8 mA	t _{OP}	937	1640	1721	1830	1954	ps
		t _{DIP}	959	1706	1791	1904	2044	ps
	10 mA	t _{OP}	942	1638	1718	1827	1952	ps
		t _{DIP}	964	1704	1788	1901	2042	ps
	12 mA	t _{OP}	936	1626	1706	1814	1938	ps
		t _{DIP}	958	1692	1776	1888	2028	ps
Differential	8 mA	t _{OP}	925	1597	1675	1782	1904	ps
SSTL-18 Class II		t _{DIP}	947	1663	1745	1856	1994	ps
1-7	16 mA	t _{OP}	937	1578	1655	1761	1882	ps
		t _{DIP}	959	1644	1725	1835	1972	ps
	18 mA	t _{OP}	933	1585	1663	1768	1890	ps
		t _{DIP}	955	1651	1733	1842	1980	ps
	20 mA	t _{OP}	933	1583	1661	1766	1888	ps
		t _{DIP}	955	1649	1731	1840	1978	ps

Table 6–73. Strat	ix II GX I/O	Output Delay	for Column	Pins (Part	6 of 7) N	ote (1)		
I/O Standard	Drive Strength	Parameter	Minimum Timing	-3 Speed Grade (4)	-3 Speed Grade <i>(5)</i>	-4 Speed Grade	-5 Speed Grade	Unit
1.8-V differential	4 mA	t _{OP}	956	1608	1687	1794	1943	ps
HSTL Class I (3)		t _{DIP}	978	1674	1757	1868	2033	ps
	6 mA	t _{OP}	962	1595	1673	1779	1928	ps
		t _{DIP}	984	1661	1743	1853	2018	ps
	8 mA	t _{OP}	940	1586	1664	1769	1917	ps
		t _{DIP}	962	1652	1734	1843	2007	ps
	10 mA	t _{OP}	944	1591	1669	1775	1923	ps
		t _{DIP}	966	1657	1739	1849	2013	ps
	12 mA	t _{OP}	936	1585	1663	1768	1916	ps
		t _{DIP}	958	1651	1733	1842	2006	ps
1.8-V differential	16 mA	t _{OP}	919	1385	1453	1545	1680	ps
HSTL Class II (3)		t _{DIP}	941	1451	1523	1619	1770	ps
	18 mA	t _{OP}	921	1394	1462	1555	1691	ps
		t _{DIP}	943	1460	1532	1629	1781	ps
	20 mA	t _{OP}	921	1402	1471	1564	1700	ps
		t _{DIP}	943	1468	1541	1638	1790	ps
1.5-V differential	4 mA	t _{OP}	956	1607	1686	1793	1942	ps
HSTL Class I (3)		t _{DIP}	978	1673	1756	1867	2032	ps
	6 mA	t _{OP}	961	1588	1666	1772	1920	ps
		t _{DIP}	983	1654	1736	1846	2010	ps
	8 mA	t _{OP}	943	1590	1668	1774	1922	ps
		t _{DIP}	965	1656	1738	1848	2012	ps
	10 mA	t _{OP}	943	1592	1670	1776	1924	ps
		t _{DIP}	965	1658	1740	1850	2014	ps
	12 mA	t _{OP}	937	1590	1668	1774	1922	ps
		t _{DIP}	959	1656	1738	1848	2012	ps

Table 6–73. Strati	ix II GX I/O	Output Delay	for Column	Pins (Part	7 of 7) N	ote (1)		
I/O Standard	Drive Strength	Parameter	Minimum Timing	-3 Speed Grade (4)	-3 Speed Grade (5)	-4 Speed Grade	-5 Speed Grade	Unit
1.5-V differential	16 mA	t _{OP}	924	1431	1501	1596	1734	ps
HSTL Class II (3)		t _{DIP}	946	1497	1571	1670	1824	ps
	18 mA	t _{OP}	927	1439	1510	1605	1744	ps
		t _{DIP}	949	1505	1580	1679	1834	ps
	20 mA	t _{OP}	929	1450	1521	1618	1757	ps
		t _{DIP}	951	1516	1591	1692	1847	ps

Notes to Table 6-73:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This is the default setting in the Quartus II software.
- (3) These I/O standards are only supported on DQS pins.
- (4) This column refers to –3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (5) This column refers to –3 speed grades for EP2SGX130 devices.

Table 6–74. Str	ratix II GX I/	O Output Dela	ay for Row Pi	ns (Part 1 of	4) Note	(1)		
I/O Standard	Drive Strength	Parameter	Minimum Timing	-3 Speed Grade (4)	-3 Speed Grade <i>(5)</i>	-4 Speed Grade	-5 Speed Grade	Unit
LVTTL	4 mA	t _{OP}	1328	2655	2786	2962	3189	ps
		t _{DIP}	1285	2600	2729	2902	3116	ps
	8 mA	t _{OP}	1200	2113	2217	2357	2549	ps
		t _{DIP}	1157	2058	2160	2297	2476	ps
	12 mA (2)	t _{OP}	1144	2081	2184	2321	2512	ps
		t _{DIP}	1101	2026	2127	2261	2439	ps
LVCMOS	4 mA	t _{OP}	1200	2113	2217	2357	2549	ps
		t _{DIP}	1157	2058	2160	2297	2476	ps
	8 mA (2)	t _{OP}	1094	1853	1944	2067	2243	ps
		t _{DIP}	1051	1798	1887	2007	2170	ps
	12 mA (2)	t _{OP}	1061	1723	1808	1922	2089	ps
		t _{DIP}	1018	1668	1751	1862	2016	ps

I/O Standard	Drive Strength	Parameter	Minimum Timing	-3 Speed Grade (4)	-3 Speed Grade <i>(5)</i>	-4 Speed Grade	-5 Speed Grade	Unit
2.5 V	4 mA	t _{OP}	1183	2091	2194	2332	2523	ps
		t _{DIP}	1140	2036	2137	2272	2450	ps
	8 mA	t _{OP}	1080	1872	1964	2088	2265	ps
		t _{DIP}	1037	1817	1907	2028	2192	ps
	12 mA (2)	t _{OP}	1061	1775	1862	1980	2151	ps
		t _{DIP}	1018	1720	1805	1920	2078	ps
1.8 V	2 mA	t _{OP}	1253	2954	3100	3296	3542	ps
		t _{DIP}	1210	2899	3043	3236	3469	ps
	4 mA	t _{OP}	1242	2294	2407	2559	2763	ps
		t _{DIP}	1199	2239	2350	2499	2690	ps
	6 mA	t _{OP}	1131	2039	2140	2274	2462	ps
		t _{DIP}	1088	1984	2083	2214	2389	ps
	8 mA (2)	t _{OP}	1100	1942	2038	2166	2348	ps
		t _{DIP}	1057	1887	1981	2106	2275	ps
1.5 V	2 mA	t _{OP}	1213	2530	2655	2823	3041	ps
		t _{DIP}	1170	2475	2598	2763	2968	ps
	4 mA (2)	t _{OP}	1106	2020	2120	2253	2440	ps
		t _{DIP}	1063	1965	2063	2193	2367	ps
SSTL-2 Class I	8 mA	t _{OP}	1050	1759	1846	1962	2104	ps
		t _{DIP}	1007	1704	1789	1902	2031	ps
	12 mA (2)	t _{OP}	1026	1694	1777	1889	2028	ps
		t _{DIP}	983	1639	1720	1829	1955	ps
SSTL-2 Class II	16 mA (2)	t _{OP}	992	1581	1659	1763	1897	ps
		t _{DIP}	949	1526	1602	1703	1824	ps
SSTL-18	4 mA	t _{OP}	1038	1709	1793	1906	2046	ps
Class I		t _{DIP}	995	1654	1736	1846	1973	ps
	6 mA	t _{OP}	1042	1648	1729	1838	1975	ps
		t _{DIP}	999	1593	1672	1778	1902	ps
	8 mA	t _{OP}	1018	1633	1713	1821	1958	ps
		t _{DIP}	975	1578	1656	1761	1885	ps
	10 mA (2)	t _{OP}	1021	1615	1694	1801	1937	ps
		t _{DIP}	978	1560	1637	1741	1864	ps

Table 6–74. Str	atix II GX I/	O Output Dela	ay for Row Pi	ins (Part 3 or	f 4) Note	(1)		
I/O Standard	Drive Strength	Parameter	Minimum Timing	-3 Speed Grade (4)	-3 Speed Grade (5)	-4 Speed Grade	-5 Speed Grade	Unit
1.8-V HSTL	4 mA	t _{OP}	1019	1610	1689	1795	1956	ps
Class I		t _{DIP}	976	1555	1632	1735	1883	ps
	6 mA	t _{OP}	1022	1580	1658	1762	1920	ps
		t _{DIP}	979	1525	1601	1702	1847	ps
	8 mA	t _{OP}	1004	1576	1653	1757	1916	ps
		t _{DIP}	961	1521	1596	1697	1843	ps
	10 mA	t _{OP}	1008	1567	1644	1747	1905	ps
		t _{DIP}	965	1512	1587	1687	1832	ps
	12 mA (2)	t _{OP}	999	1566	1643	1746	1904	ps
		t _{DIP}	956	1511	1586	1686	1831	ps
1.5-V HSTL	4 mA	t _{OP}	1018	1591	1669	1774	1933	ps
Class I		t _{DIP}	975	1536	1612	1714	1860	ps
	6 mA	t _{OP}	1021	1579	1657	1761	1919	ps
		t _{DIP}	978	1524	1600	1701	1846	ps
	8 mA (2)	t _{OP}	1006	1572	1649	1753	1911	ps
		t _{DIP}	963	1517	1592	1693	1838	ps
Differential	8 mA	t _{OP}	1050	1759	1846	1962	2104	ps
SSTL-2 Class I		t _{DIP}	1007	1704	1789	1902	2031	ps
	12 mA	t _{OP}	1026	1694	1777	1889	2028	ps
		t _{DIP}	983	1639	1720	1829	1955	ps
Differential	16 mA	t _{OP}	992	1581	1659	1763	1897	ps
SSTL-2 Class II		t _{DIP}	949	1526	1602	1703	1824	ps
Differential	4 mA	t _{OP}	1038	1709	1793	1906	2046	ps
SSTL-18 Class I		t _{DIP}	995	1654	1736	1846	1973	ps
	6 mA	t _{OP}	1042	1648	1729	1838	1975	ps
		t _{DIP}	999	1593	1672	1778	1902	ps
	8 mA	t _{OP}	1018	1633	1713	1821	1958	ps
		t _{DIP}	975	1578	1656	1761	1885	ps
	10 mA	t _{OP}	1021	1615	1694	1801	1937	ps
		t _{DIP}	978	1560	1637	1741	1864	ps
LVDS (3)	-	t _{OP}	1067	1723	1808	1922	2089	ps
		t _{DIP}	1024	1668	1751	1862	2016	ps

Table 6–74. Str	atix II GX I/	O Output Dela	ay for Row Pi	ns (Part 4 of	f 4) Note	(1)			
I/O Standard	Drive Strength	Parameter							
HyperTransport	-	t _{OP}	1053	1723	1808	1922	2089	ps	
		t _{DIP}	1010	1668	1751	1862	2016	ps	

Notes to Table 6-74:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This is the default setting in the Quartus II software.
- (3) The parameters are only available on the left side of the device.
- (4) This column refers to -3 speed grades for EP2SGX30, EP2SGX60, and EP2SGX90 devices.
- (5) This column refers to -3 speed grades for EP2SGX130 devices.

Maximum Input & Output Clock Toggle Rate

Maximum clock toggle rate is defined as the maximum frequency achievable for a clock type signal at an I/O pin. The I/O pin can be a regular I/O pin or a dedicated clock I/O pin.

The maximum clock toggle rate is different from the maximum data bit rate. If the maximum clock toggle rate on a regular I/O pin is 300 MHz, the maximum data bit rate for dual data rate (DDR) could be potentially as high as 600 Mbps on the same I/O pin.

Tables 6–75 through 6–77 specify the maximum input clock toggle rates. Tables 6–78 through 6–83 specify the maximum output clock toggle rates at 0 pF load. Table 6–84 specifies the derating factors for the output clock toggle rate for a non 0 pF load.

To calculate the output toggle rate for a non 0 pF load, use this formula:

The toggle rate for a non 0 pF load

= 1,000 / (1,000 / toggle rate at 0 pF load + derating factor × load value in pF / 1,000)

For example, the output toggle rate at 0 pF load for SSTL-18 Class II 20 mA I/O standard is 550 MHz on a -3 device clock output pin. The derating factor is 94 ps/pF. For a 10 pF load the toggle rate is calculated as:

 $1,000 / (1,000/550 + 94 \times 10 / 1,000) = 363 (MHz)$

Table 6–75 shows the maximum input clock toggle rates for Stratix II GX device column pins.

I/O Standard	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
LVTTL	500	500	450	MHz
2.5 V	500	500	450	MHz
1.8 V	500	500	450	MHz
1.5 V	500	500	450	MHz
LVCMOS	500	500	450	MHz
SSTL-2 Class I	500	500	500	MHz
SSTL-2 Class II	500	500	500	MHz
SSTL-18 Class I	500	500	500	MHz
SSTL-18 Class I I	500	500	500	MHz
1.5-V HSTL Class I	500	500	500	MHz
1.5-V HSTL Class I I	500	500	500	MHz
1.8-V HSTL Class I	500	500	500	MHz
1.8-V HSTL Class II	500	500	500	MHz
PCI	500	500	450	MHz
PCI-X	500	500	450	MHz
Differential SSTL-2 Class I	500	500	500	MHz
Differential SSTL-2 Class II	500	500	500	MHz
Differential SSTL-18 Class I	500	500	500	MHz
Differential SSTL-18 Class I I	500	500	500	MHz
1.8-V differential HSTL Class I	500	500	500	MHz
1.8-V differential HSTL Class II	500	500	500	MHz
1.5-V differential HSTL Class I	500	500	500	MHz
1.5-V differential HSTL Class I I	500	500	500	MHz
1.2-V HSTL	280	250	250	MHz

Table 6–75. Stratix	Note (1)			
I/O Standard	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
1.2-V differential HSTL	280	250	250	MHz

Notes to Table 6-75:

Table 6–76 shows the maximum input clock toggle rates for Stratix II GX device row pins.

Table 6–76. Stratix II GX Maximum Input Clock Rate for Row Pins (Part 1 of 2) Note (1)						
I/O Standard	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit		
LVTTL	500	500	450	MHz		
2.5 V	500	500	450	MHz		
1.8 V	500	500	450	MHz		
1.5 V	500	500	450	MHz		
LVCMOS	500	500	450	MHz		
SSTL-2 Class I	500	500	500	MHz		
SSTL-2 Class II	500	500	500	MHz		
SSTL-18 Class I	500	500	500	MHz		
SSTL-18 Class II	500	500	500	MHz		
1.5-V HSTL Class I	500	500	500	MHz		
1.5-V HSTL Class II	500	500	500	MHz		
1.8-V HSTL Class I	500	500	500	MHz		
1.8-V HSTL Class II	500	500	500	MHz		
PCI	500	500	425	MHz		
PCI-X	500	500	425	MHz		
Differential SSTL-2 Class I	500	500	500	MHz		
Differential SSTL-2 Class II	500	500	500	MHz		
Differential SSTL-18 Class I	500	500	500	MHz		
Differential SSTL-18 Class I I	500	500	500	MHz		
1.8-V differential HSTL Class I	500	500	500	MHz		

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX device. Conditions for testing the silicon have not been determined.

Table 6–76. Stratix II GX Maximum Input Clock Rate for Row Pins (Part 2 of 2) Note (1)							
I/O Standard	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit			
1.8-V differential HSTL Class I I	500	500	500	MHz			
1.5-V differential HSTL Class I	500	500	500	MHz			
1.5-V differential HSTL Class II	500	500	500	MHz			
LVDS (2)	520	520	420	MHz			
HyperTransport	520	520	420	MHz			

Notes to Table 6-76:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX device. Conditions for testing the silicon have not been determined.
- (2) The parameters are only available on the left side of the device.

Table 6–77 shows the maximum input clock toggle rates for Stratix II GX device dedicated clock pins.

Table 6–77. Stratix I	Table 6–77. Stratix II GX Maximum Input Clock Rate for Dedicated Clock Pins (Part 1 of 2) Note (1)						
I/O Standard	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit			
LVTTL	500	500	400	MHz			
2.5 V	500	500	400	MHz			
1.8 V	500	500	400	MHz			
1.5 V	500	500	400	MHz			
LVCMOS	500	500	400	MHz			
SSTL-2 Class I	500	500	500	MHz			
SSTL-2 Class II	500	500	500	MHz			
SSTL-18 Class I	500	500	500	MHz			
SSTL-18 Class II	500	500	500	MHz			
1.5-V HSTL Class I	500	500	500	MHz			
1.5-V HSTL Class II	500	500	500	MHz			
1.8-V HSTL CLass I	500	500	500	MHz			
1.8-V HSTL CLass I	500	500	500	MHz			
PCI	500	500	400	MHz			
PCI-X	500	500	400	MHz			
Differential SSTL-2 Class I	500	500	500	MHz			

Table 6–77. Stratix I	Table 6–77. Stratix II GX Maximum Input Clock Rate for Dedicated Clock Pins (Part 2 of 2) Note (1)							
I/O Standard	-3 Speed Grade -4 Speed Grade -5 Speed Grade		Unit					
Differential SSTL-2 Class II	500	500	500	MHz				
Differential SSTL-18 Class I	500	500	500	MHz				
Differential SSTL-18 Class II	500	500	500	MHz				
1.8-V differential HSTL Class I	500	500	500	MHz				
1.8-V differential HSTL Class II	500	500	500	MHz				
1.5-V differential HSTL Class I	500	500	500	MHz				
1.5-V differential HSTL Class I I	500	500	500	MHz				
HyperTransport (2)	717	717	640	MHz				
	450	450	400	MHz				
LVPECL (2), (3)	717	717	640	MHz				
	450	450	400	MHz				
LVDS (2)	717	717	640	MHz				
	450	450	400	MHz				

Notes to Table 6-77:

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX device. Conditions for testing the silicon have not been determined.

⁽²⁾ The first set of numbers refers to the HIO dedicated clock pins. The second set of numbers refers to the VIO dedicated clock pins.

⁽³⁾ LVPECL is only supported on column clock pins.

Table 6–78 shows the maximum output clock toggle rates for Stratix II GX device column pins.

I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
LVTTL	4 mA	270	225	210	MHz
	8 mA	435	355	325	MHz
	12 mA	580	475	420	MHz
	16 mA	720	594	520	MHz
	20 mA	875	700	610	MHz
	24 mA (2)	1030	794	670	MHz
LVCMOS	4 mA	290	250	230	MHz
	8 mA	565	480	440	MHz
	12 mA	790	710	670	MHz
	16 mA	1020	925	875	MHz
	20 mA	1066	985	935	MHz
	24 mA (2)	1100	1040	1000	MHz
2.5 V	4 mA	230	194	180	MHz
	8 mA	430	380	380	MHz
	12 mA	630	575	550	MHz
	16 mA (2)	930	845	820	MHz
1.8 V	2 mA	120	109	104	MHz
	4 mA	285	250	230	MHz
	6 mA	450	390	360	MHz
	8 mA	660	570	520	MHz
	10 mA	905	805	755	MHz
	12 mA (2)	1131	1040	990	MHz
1.5 V	2 mA	244	200	180	MHz
	4 mA	470	370	325	MHz
	6 mA	550	430	375	MHz
	8 mA (2)	625	495	420	MHz
SSTL-2 Class I	8 mA	400	300	300	MHz
	12 mA (2)	400	400	350	MHz
SSTL-2 Class II	16 mA	350	350	300	MHz
	20 mA	400	350	350	MHz
	24 mA (2)	400	400	350	MHz

Table 6–78. Stra	tix II GX Maximun	n Output Clock Rat	e for Column Pins	(Part 2 of 3) \(\Lambda\)	lote (1)
I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
SSTL-18 Class I	4 mA	200	150	150	MHz
OOTE TO Class T	6 mA	350	250	200	MHz
	8 mA	450	300	300	MHz
	10 mA	500	400	400	MHz
	12 mA (2)	700	550	400	MHz
SSTL-18 Class II	8 mA	200	200	150	MHz
	16 mA	400	350	350	MHz
	18 mA	450	400	400	MHz
	20 mA (2)	550	500	450	MHz
1.8-V HSTL	4 mA	300	300	300	MHz
Class I	6 mA	500	450	450	MHz
	8 mA	650	600	600	MHz
	10 mA	700	650	600	MHz
	12 mA (2)	700	700	650	MHz
1.8-V HSTL	16 mA	500	500	450	MHz
Class II	18 mA	550	500	500	MHz
	20 mA (2)	650	550	550	MHz
1.5-V HSTL	4 mA	350	300	300	MHz
Class I	6 mA	500	500	450	MHz
	8 mA	700	650	600	MHz
	10 mA	700	700	650	MHz
	12 mA (2)	700	700	700	MHz
1.5-V HSTL	16 mA	600	600	550	MHz
Class II	18 mA	650	600	600	MHz
	20 mA (2)	700	650	600	MHz
PCI	-	1000	790	670	MHz
PCI-X	-	1000	790	670	MHz
Differential	8 mA	400	300	300	MHz
SSTL-2 Class I	12 mA	400	400	350	MHz
Differential	16 mA	350	350	300	MHz
SSTL-2 Class II	20 mA	400	350	350	MHz
	24 mA	400	400	350	MHz

Table 6–78. Stratix II GX Maximum Output Clock Rate for Column Pins (Part 3 of 3) Note (1)							
I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit		
Differential	4 mA	200	150	150	MHz		
SSTL-18 Class I	6 mA	350	250	200	MHz		
	8 mA	450	300	300	MHz		
	10 mA	500	400	400	MHz		
	12 mA	700	550	400	MHz		
Differential	8 mA	200	200	150	MHz		
SSTL-18 Class II	16 mA	400	350	350	MHz		
	18 mA	450	400	400	MHz		
	20 mA	550	500	450	MHz		
1.8-V HSTL	4 mA	300	300	300	MHz		
differential Class I	6 mA	500	450	450	MHz		
Class I	8 mA	650	600	600	MHz		
	10 mA	700	650	600	MHz		
	12 mA	700	700	650	MHz		
1.8-V HSTL	16 mA	500	500	450	MHz		
differential Class II	18 mA	550	500	500	MHz		
Class II	20 mA	650	550	550	MHz		
1.5-V HSTL	4 mA	350	300	300	MHz		
differential Class I	6 mA	500	500	450	MHz		
Olass I	8 mA	700	650	600	MHz		
	10 mA	700	700	650	MHz		
	12 mA	700	700	700	MHz		
1.5-V HSTL	16 mA	600	600	550	MHz		
differential Class II	18 mA	650	600	600	MHz		
UIASS II	20 mA	700	650	600	MHz		

Notes to Table 6-78:

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX device. Conditions for testing the silicon have not been determined.

⁽²⁾ This is the default setting in the Quartus II software.

Table 6–79 shows the maximum output clock toggle rates for Stratix II GX device row pins.

I/O Standard	Drive Strength	-3 Sneed Grade	-4 Speed Grade	-5 Speed Grade	Unit
LVTTL	4 mA	270	225	210	MHz
	8 mA	435	355	325	MHz
	12 mA (2)	580	475	420	MHz
LVCMOS	4 mA	290	250	230	MHz
	8 mA	565	480	440	MHz
	12 mA (2)	350	350	297	MHz
2.5 V	4 mA	230	194	180	MHz
	8 mA	430	380	380	MHz
	12 mA (2)	630	575	550	MHz
1.8 V	2 mA	120	109	104	MHz
	4 mA	285	250	230	MHz
	6 mA	450	390	360	MHz
	8 mA (2)	660	570	520	MHz
1.5 V	2 mA	244	200	180	MHz
	4 mA (2)	470	370	325	MHz
SSTL-2 Class I	8 mA	400	300	300	MHz
	12 mA (2)	400	400	350	MHz
SSTL-2 Class II	16 mA	350	350	300	MHz
	20 mA (2)	350	350	297	MHz
SSTL-18 Class I	4 mA	200	150	150	MHz
	6 mA	350	250	200	MHz
	8 mA	450	300	300	MHz
	10 mA	500	400	400	MHz
	12 mA (2)	350	350	297	MHz
1.8-V HSTL	4 mA	300	300	300	MHz
Class I	6 mA	500	450	450	MHz
	8 mA	650	600	600	MHz
	10 mA	700	650	600	MHz
	12 mA (2)	700	700	650	MHz
1.5-V HSTL	4 mA	350	300	300	MHz
Class I	6 mA	500	500	450	MHz
	8 mA (2)	700	650	600	MHz

Table 6–79. Stratix II GX Maximum Output Clock Rate for Row Pins (Part 2 of 2) Note (1)							
I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit		
Differential	8 mA	400	300	300	MHz		
SSTL-2 Class I	12 mA	400	400	350	MHz		
Differential	16 mA	350	350	300	MHz		
SSTL-2 Class II	20 mA (2)	350	350	297	MHz		
Differential	4 mA	200	150	150	MHz		
SSTL-18 Class I	6 mA	350	250	200	MHz		
	8 mA	450	300	300	MHz		
	10 mA	500	400	400	MHz		
	12 mA (2)	350	350	297	MHz		
LVDS	-	717	717	640	MHz		
HyperTransport	-	717	717	640	MHz		

Notes to Table 6-79:

Table 6–80 shows the maximum output clock toggle rate for Stratix II GX device dedicated clock pins.

Table 6–80. Stratix II GX Maximum Output Clock Rate for Dedicated Clock Pins (Part 1 of 4) Note (1)							
I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit		
LVTTL	4 mA	270	225	210	MHz		
	8 mA	435	355	325	MHz		
	12 mA	580	475	420	MHz		
	16 mA	720	594	520	MHz		
	20 mA	875	700	610	MHz		
	24 mA (2)	1030	794	670	MHz		
LVCMOS	4 mA	290	250	230	MHz		
	8 mA	565	480	440	MHz		
	12 mA	790	710	670	MHz		
	16 mA	1020	925	875	MHz		
	20 mA	1066	985	935	MHz		
	24 mA (2)	1100	1040	1000	MHz		

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX device. Conditions for testing the silicon have not been determined.

⁽²⁾ This is the default setting in Quartus II software.

Table 6–80. Stratix II	GX Maximum Outpu	ıt Clock Rate fo	Dedicated Clock	Pins (Part 2 of 4)	Note (1)
I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
2.5 V	4 mA	230	194	180	MHz
	8 mA	430	380	380	MHz
	12 mA	630	575	550	MHz
	16 mA (2)	930	845	820	MHz
1.8 V	2 mA	120	109	104	MHz
	4 mA	285	250	230	MHz
	6 mA	450	390	360	MHz
	8 mA	660	570	520	MHz
	10 mA	905	805	755	MHz
	12 mA (2)	1131	1040	990	MHz
1.5 V	2 mA	244	200	180	MHz
	4 mA	470	370	325	MHz
	6 mA	550	430	375	MHz
	8 mA (2)	625	495	420	MHz
SSTL-2 Class I	8 mA	400	300	300	MHz
	12 mA (2)	400	400	350	MHz
SSTL-2 Class II	16 mA	350	350	300	MHz
	20 mA	400	350	350	MHz
	24 mA (2)	400	400	350	MHz
SSTL-18 Class I	4 mA	200	150	150	MHz
	6 mA	350	250	200	MHz
	8 mA	450	300	300	MHz
	10 mA	500	400	400	MHz
	12 mA (2)	650	550	400	MHz
SSTL-18 Class II	8 mA	200	200	150	MHz
	16 mA	400	350	350	MHz
	18 mA	450	400	400	MHz
	20 mA (2)	550	500	450	MHz
1.8-V HSTL Class I	4 mA	300	300	300	MHz
	6 mA	500	450	450	MHz
	8 mA	650	600	600	MHz
	10 mA	700	650	600	MHz
	12 mA (2)	700	700	650	MHz

I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
1.8-V HSTL Class II	16 mA	500	500	450	MHz
	18 mA	550	500	500	MHz
	20 mA (2)	550	550	550	MHz
1.5-V HSTL Class I	4 mA	350	300	300	MHz
	6 mA	500	500	450	MHz
	8 mA	700	650	600	MHz
	10 mA	700	700	650	MHz
	12 mA (2)	700	700	700	MHz
1.5-V HSTL Class II	16 mA	600	600	550	MHz
	18 mA	650	600	600	MHz
	20 mA (2)	700	650	600	MHz
PCI	-	1000	790	670	MHz
PCI-X	-	1000	790	670	MHz
Differential SSTL-2 Class I	8 mA	400	300	300	MHz
	12 mA	400	400	350	MHz
Differential SSTL-2 Class II	16 mA	350	350	300	MHz
	20 mA	400	350	350	MHz
	24 mA	400	400	350	MHz
Differential SSTL-18	4 mA	200	150	150	MHz
Class I	6 mA	350	250	200	MHz
	8 mA	450	300	300	MHz
	10 mA	500	400	400	MHz
	12 mA	650	550	400	MHz
Differential SSTL-18 Class II	8 mA	200	200	150	MHz
	16 mA	400	350	350	MHz
	18 mA	450	400	400	MHz
	20 mA	550	500	450	MHz
1.8-V differential Class I	4 mA	300	300	300	MHz
	6 mA	500	450	450	MHz
	8 mA	650	600	600	MHz
	10 mA	700	650	600	MHz
	12 mA	700	700	650	MHz

Table 6–80. Stratix II GX Maximum Output Clock Rate for Dedicated Clock Pins (Part 4 of 4) Note (1)					
I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
1.8-V differential Class II	16 mA	500	500	450	MHz
	18 mA	550	500	500	MHz
	20 mA	550	550	550	MHz
1.5-V differential Class I	4 mA	350	300	300	MHz
	6 mA	500	500	450	MHz
	8 mA	700	650	600	MHz
	10 mA	700	700	650	MHz
	12 mA	700	700	700	MHz
1.5-V differential Class II	16 mA	600	600	550	MHz
	18 mA	650	600	600	MHz
	20 mA	700	650	600	MHz
HyperTransport	-	300	250	125	MHz
LVPECL	-	450	400	300	MHz

Notes to Table 6–80:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX device. Conditions for testing the silicon have not been determined.
- (2) This is the default setting in Quartus II software.

Table 6–81 shows the maximum output clock toggle rate for Stratix II GX device series-terminated column pins.

Table 6–81. Stratix II GX Maximum Output Clock Rate for Column Pins (Series Termination) (Part 1 of 2) Note (1)						
I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit	
LVTTL	OCT_25_OHMS	400	400	350	MHz	
	OCT_50_OHMS	400	400	350	MHz	
LVCMOS	OCT_25_OHMS	350	350	300	MHz	
	OCT_50_OHMS	350	350	300	MHz	
2.5 V	OCT_25_OHMS	350	350	300	MHz	
	OCT_50_OHMS	350	350	300	MHz	
1.8 V	OCT_25_OHMS	700	550	450	MHz	
	OCT_50_OHMS	700	550	450	MHz	
1.5 V	OCT_50_OHMS	550	450	400	MHz	
SSTL-2 Class I	OCT_50_OHMS	600	500	500	MHz	

Table 6–81. Stratix II GX Maximum Output Clock Rate for Column Pins (Series Termination) (Part 2 of 2) Note (1)

I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
SSTL-2 Class II	OCT_25_OHMS	600	550	500	MHz
SSTL-18 Class I	OCT_50_OHMS	560	400	350	MHz
SSTL-18 Class II	OCT_25_OHMS	550	500	450	MHz
1.5-V HSTL Class I	OCT_50_OHMS	600	550	500	MHz
1.8-V HSTL Class I	OCT_50_OHMS	650	600	600	MHz
1.8-V HSTL Class II	OCT_25_OHMS	500	500	450	MHz
Differential SSTL-2 Class I	OCT_50_OHMS	600	500	500	MHz
Differential SSTL-2 Class II	OCT_25_OHMS	600	550	500	MHz
Differential SSTL-18 Class I	OCT_50_OHMS	560	400	350	MHz
Differential SSTL-18 Class II	OCT_25_OHMS	550	500	450	MHz
1.8-V differential HSTL Class I	OCT_50_OHMS	650	600	600	MHz
1.8-V differential HSTL Class II	OCT_25_OHMS	500	500	450	MHz
1.5-V differential HSTL Class I	OCT_50_OHMS	600	550	500	MHz

Notes to Table 6-81:

Table 6–82 shows the maximum output clock toggle rate for Stratix II GX device series-terminated row pins.

Table 6–82. Stratix II Maximum Output Clock Rate for Row Pins (Series Termination) (Part 1 of 2) Note (1)						
I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit	
LVTTL	OCT_25_OHMS	400	400	350	MHz	
	OCT_50_OHMS	400	400	350	MHz	
LVCMOS	OCT_25_OHMS	350	350	300	MHz	
	OCT_50_OHMS	350	350	300	MHz	

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX device. Conditions for testing the silicon have not been determined.

MHz

MHz

MHz

MHz

MHz

MHz

MHz

Table 6–82. Stratix II Maximum Output Clock Rate for Row Pins (Series Termination) (Part 2 of 2) *Note (1)* I/O Standard **Drive Strength** -3 Speed Grade -4 Speed Grade -5 Speed Grade Unit 2.5 V OCT_25_OHMS 350 350 300 MHz OCT_50_OHMS 350 MHz 350 300 1.8 V OCT_50_OHMS 700 550 450 MHz 1.5 V OCT_50_OHMS MHz 550 450 400 SSTL-2 Class I OCT_50_OHMS 600 500 500 MHz

600

590

600

650

600

600

590

550

400

550

600

500

550

400

500

350

500

600

500

500

350

Notes to Table 6–82:

SSTL-2 Class II

SSTL-18 Class I

SSTL-2 Class I Differential

SSTL-2 Class II

SSTL-18 Class I

1.5-V HSTL

Class I 1.8-V HSTL

Class I Differential OCT 25 OHMS

OCT_50_OHMS

OCT_50_OHMS

OCT 50 OHMS

OCT_50_OHMS

OCT_25_OHMS

OCT_50_OHMS

Table 6–83 shows the maximum output clock toggle rate for Stratix II GX device series-terminated dedicated clock pins.

Table 6–83. Stratix II GX Maximum Output Clock Rate for Dedicated Clock Pins (Series Termination) (Part 1 of 2) Note (1)										
I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit					
LVTTL	OCT_25_OHMS	400	400	350	MHz					
	OCT_50_OHMS	400	400	350	MHz					
LVCMOS	OCT_25_OHMS	350	350	300	MHz					
	OCT_50_OHMS	350	350	300	MHz					
2.5 V	OCT_25_OHMS	350	350	300	MHz					
	OCT_50_OHMS	350	350	300	MHz					
1.8 V	OCT_25_OHMS	700	550	450	MHz					
	OCT_50_OHMS	700	550	450	MHz					

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX device. Conditions for testing the silicon have not been determined.

Table 6–83. Stratix II GX Maximum Output Clock Rate for Dedicated Clock Pins (Series Termination) (Part 2 of 2) Note (1)

I/O Standard	Drive Strength	-3 Speed Grade	-4 Speed Grade	-5 Speed Grade	Unit
1.5 V	OCT_50_OHMS	550	450	400	MHz
SSTL-2 Class I	OCT_50_OHMS	600	500	500	MHz
SSTL-2 Class II	OCT_25_OHMS	600	550	500	MHz
SSTL-18 Class I	OCT_50_OHMS	450	400	350	MHz
SSTL-18 Class II	OCT_25_OHMS	550	500	450	MHz
1.5-V HSTL Class I	OCT_50_OHMS	600	550	500	MHz
1.8-V HSTL Class I	OCT_50_OHMS	650	600	600	MHz
1.8-V HSTL Class II	OCT_25_OHMS	500	500	450	MHz
Differential SSTL-2 Class I	OCT_50_OHMS	600	500	500	MHz
Differential SSTL-2 Class II	OCT_25_OHMS	600	550	500	MHz
Differential SSTL-18 Class I	OCT_50_OHMS	560	400	350	MHz
DIfferential SSTL-18 Class II	OCT_25_OHMS	550	500	450	MHz
1.8-V differential HSTL Class I	OCT_50_OHMS	650	600	600	MHz
1.8-V differential HSTL Class II	OCT_25_OHMS	500	500	450	MHz
1.5-V differential HSTL Class I	OCT_50_OHMS	600	550	500	MHz

Note to Table 6-83:

Table 6–84 specifies the derating factors for the output clock toggle rate for a non 0 pF load.

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX device. Conditions for testing the silicon have not been determined.

		Maximum Output Clock Toggle Rate Derating Factors (ps/pF)									
I/O Standard	Drive Strength	Col	Column I/O Pins		Row I/O Pins			Dedicated Clock Outputs			
		-3	-4	-5	-3	-4	-5	-3	-4	-5	
3.3-V LVTTL	4 mA	478	510	510	478	510	510	466	510	510	
	8 mA	260	333	333	260	333	333	291	333	333	
	12 mA	213	247	247	213	247	247	211	247	247	
	16 mA	136	197	197	-	-	-	166	197	197	
	20 mA	138	187	187	-	-	-	154	187	187	
	24 mA	134	177	177	-	-	-	143	177	177	
3.3-V LVCMOS	4 mA	377	391	391	377	391	391	377	391	391	
	8 mA	206	212	212	206	212	212	178	212	212	
	12 mA	141	145	145	-	-	-	115	145	145	
	16 mA	108	111	111	-	-	-	86	111	111	
	20 mA	83	88	88	-	-	-	79	88	88	
	24 mA	65	72	72	-	-	-	74	72	72	
2.5-V LVTTL/	4 mA	387	427	427	387	427	427	391	427	427	
LVCMOS	8 mA	163	224	224	163	224	224	170	224	224	
	12 mA	142	203	203	142	203	203	152	203	203	
	16 mA	120	182	182	-	-	-	134	182	182	
1.8-V LVTTL/	2 mA	951	1,421	1,421	951	1,421	1,421	904	1,421	1,421	
LVCMOS	4 mA	405	516	516	405	516	516	393	516	516	
	6 mA	261	325	325	261	325	325	253	325	325	
	8 mA	223	274	274	223	274	274	224	274	274	
	10 mA	194	236	236	-	-	-	199	236	236	
	12 mA	174	209	209	-	-	-	180	209	209	
1.5-V LVTTL/	2 mA	652	963	963	652	963	963	618	963	963	
LVCMOS	4 mA	333	347	347	333	347	347	270	347	347	
	6 mA	182	247	247	-	-	-	198	247	247	
	8 mA	135	194	194	-	-	-	155	194	194	
SSTL-2 Class I	8 mA	364	680	680	364	680	680	350	680	680	
	12 mA	163	207	207	163	207	207	188	207	207	
SSTL-2 Class II	16 mA	118	147	147	118	147	147	94	147	147	
	20 mA	99	122	122	-	-	-	87	122	122	
	24 mA	91	116	116	-	-	-	85	116	116	

Table 6–84. Maxin	num Output	Clock To <u>g</u>	gle Rate	Derating	g Factors	(Part 2	of 4)	Note (1)	
		N	1aximum	Output (lock Tog	gle Rate	Deratin	g Factors	s (ps/pF)
I/O Standard	Drive Strength	Col	Column I/O Pins		Row I/O Pins			Dedicated Clock Outputs		
		-3	-4	-5	-3	-4	-5	-3	-4	-5
SSTL-18 Class I	4 mA	458	570	570	458	570	570	505	570	570
	6 mA	305	380	380	305	380	380	336	380	380
	8 mA	225	282	282	225	282	282	248	282	282
	10 mA	167	220	220	167	220	220	190	220	220
	12 mA	129	175	175	-	-	-	148	175	175
SSTL-18 Class II	8 mA	173	206	206	-	_	-	155	206	206
	16 mA	150	160	160	-	-	-	140	160	160
	18 mA	120	130	130	-	-	-	110	130	130
	20 mA	109	127	127	-	-	-	94	127	127
2.5-V SSTL-2	8 mA	364	680	680	364	680	680	350	680	680
Class I	12 mA	163	207	207	163	207	207	188	207	207
2.5-V SSTL-2	16 mA	118	147	147	118	147	147	94	147	147
Class II	20 mA	99	122	122	-	-	-	87	122	122
	24 mA	91	116	116	-	-	-	85	116	116
1.8-V SSTL-18	4 mA	458	570	570	458	570	570	505	570	570
Class I	6 mA	305	380	380	305	380	380	336	380	380
	8 mA	225	282	282	225	282	282	248	282	282
	10 mA	167	220	220	167	220	220	190	220	220
	12 mA	129	175	175	-	-	-	148	175	175
1.8-V SSTL-18	8 mA	173	206	206	-	-	-	155	206	206
Class II	16 mA	150	160	160	-	-	-	140	160	160
	18 mA	120	130	130	-	-	-	110	130	130
	20 mA	109	127	127	-	-	-	94	127	127
1.8-V HSTL Class I	4 mA	245	282	282	245	282	282	229	282	282
	6 mA	164	188	188	164	188	188	153	188	188
	8 mA	123	140	140	123	140	140	114	140	140
	10 mA	110	124	124	110	124	124	108	124	124
	12 mA	97	110	110	97	110	110	104	110	110
1.8-V HSTL	16 mA	101	104	104	-	-	-	99	104	104
Class II	18 mA	98	102	102	-	-	-	93	102	102
	20 mA	93	99	99	-	-	-	88	99	99

Table 6–84. Maxin	Table 6–84. Maximum Output Clock Toggle Rate Derating Factors (Part 3 of 4) Note (1)											
		N	laximum	Output C	lock Tog	gle Rate	Deratin	g Factors	s (ps/pF)		
I/O Standard	Drive Strength	Column I/O Pins		Row I/O Pins			Dedicated Clock Outputs					
		-3	-4	-5	-3	-4	-5	-3	-4	-5		
1.5-V HSTL Class I	4 mA	168	196	196	168	196	196	188	196	196		
	6 mA	112	131	131	112	131	131	125	131	131		
	8 mA	84	99	99	84	99	99	95	99	99		
	10 mA	87	98	98	-	-	ı	90	98	98		
	12 mA	86	98	98	-	-	-	87	98	98		
1.5-V HSTL	16 mA	95	101	101	-	-	-	96	101	101		
Class II	18 mA	95	100	100	-	-	-	101	100	100		
	20 mA	94	101	101	-	_	-	104	101	101		
2.5-V differential	8 mA	364	680	680	-	-	-	350	680	680		
SSTL Class II (4)	12 mA	163	207	207	-	-	-	188	207	207		
	16 mA	118	147	147	-	_	-	94	147	147		
	20 mA	99	122	122	-	_	-	87	122	122		
	24 mA	91	116	116	-	-	-	85	116	116		
1.8-V differential	4 mA	458	570	570	-	_	-	505	570	570		
SSTL Class I (4)	6 mA	305	380	380	-	_	-	336	380	380		
	8 mA	225	282	282	-	_	-	248	282	282		
	10 mA	167	220	220	-	-	-	190	220	220		
	12 mA	129	175	175	-	-	-	148	175	175		
1.8-V differential	8 mA	173	206	206	-	_	-	155	206	206		
SSTL Class II (4)	16 mA	150	160	160	-	-	-	140	160	160		
	18 mA	120	130	130	-	-	-	110	130	130		
	20 mA	109	127	127	-	-	-	94	127	127		
1.8-V differential	4 mA	245	282	282	-	-	-	229	282	282		
HSTL Class I (4)	6 mA	164	188	188	-	-	-	153	188	188		
	8 mA	123	140	140	-	-	-	114	140	140		
	10 mA	110	124	124	-	-	-	108	124	124		
	12 mA	97	110	110	-	-	-	104	110	110		
1.8-V differential	16 mA	101	104	104	-	-	-	99	104	104		
HSTL Class II (4)	18 mA	98	102	102	-	-	-	93	102	102		
	20 mA	93	99	99	-	-	-	88	99	99		

Table 6–84. Maximum Output Clock Toggle Rate Derating Factors (Part 4 of 4) Note (1)											
		Maximum Output Clock Toggle Rate Derating Factors (ps/pF)									
I/O Standard	Drive Strength	Column I/O Pins			Row I/O Pins			Dedicated Clock Outputs			
		-3	-4	-5	-3	-4	-5	-3	-4	-5	
1.5-V differential	4 mA	168	196	196	-	-	-	188	196	196	
HSTL Class I (4)	6 mA	112	131	131	1	-	-	125	131	131	
	8 mA	84	99	99	1	-	-	95	99	99	
	10 mA	87	98	98	ı	i	-	90	98	98	
	12 mA	86	98	98	-	-	-	87	98	98	
1.5-V differential	16 mA	95	101	101	1	-	-	96	101	101	
HSTL Class II (4)	18 mA	95	100	100	-	-	-	101	100	100	
	20 mA	94	101	101	1	-	-	104	101	101	
3.3-V PCI		134	177	177	-	ı	-	143	177	177	
3.3-V PCI-X		134	177	177	-	-	-	143	177	177	
LVDS		-	-	-	155 (2)	155 <i>(2)</i>	155 <i>(2)</i>	134	134	134	
LVPECL (5)		-	-	-	-	-	-	134	134	134	
3.3-V LVTTL	OCT 50 Ω	133	152	152	133	152	152	147	152	152	
2.5-V LVTTL	OCT 50 Ω	207	274	274	207	274	274	235	274	274	
1.8-V LVTTL	OCT 50 Ω	151	165	165	151	165	165	153	165	165	
3.3-V LVCMOS	OCT 50 Ω	300	316	316	300	316	316	263	316	316	
1.5-V LVCMOS	OCT 50 Ω	157	171	171	157	171	171	174	171	171	
SSTL-2 Class I	OCT 50 Ω	121	134	134	121	134	134	77	134	134	
SSTL-2 Class II	OCT 25 Ω	56	101	101	56	101	101	58	101	101	
SSTL-18 Class I	OCT 50 Ω	100	123	123	100	123	123	106	123	123	
SSTL-18 Class II	OCT 25 Ω	61	110	110	-	-	-	59	110	110	
1.2-V HSTL (3)	OCT 50 Ω	95	95	95	-	-	-	95	95	95	


Notes to Table 6-84:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) For LVDS output on row I/O pins the toggle rate derating factors apply to loads larger than 5 pF. In the derating calculation, subtract 5 pF from the intended load value in pF for the correct result. For a load less than or equal to 5 pF, refer to Tables 6–78 through 6–82 for output toggle rates.
- (3) 1.2-V HSTL is only supported on column I/O pins.
- (4) Differential HSTL and SSTL is only supported on column clock and DQS outputs.
- (5) LVPECL is only supported on column clock outputs.

Duty Cycle Distortion

Duty cycle distortion (DCD) describes how much the falling edge of a clock is off from its ideal position. The ideal position is when both the clock high time (CLKH) and the clock low time (CLKL) equal half of the clock period (T), as shown in Figure 6–10. DCD is the deviation of the non-ideal falling edge from the ideal falling edge, such as D1 for the falling edge A and D2 for the falling edge B (see Figure 6–10). The maximum DCD for a clock is the larger value of D1 and D2.

Figure 6-10. Duty Cycle Distortion



DCD expressed in absolution derivation, for example, D1 or D2 in Figure 6–10, is clock-period independent. DCD can also be expressed as a percentage, and the percentage number is clock-period dependent. DCD as a percentage is defined as:


(T/2 - D1) / T (the low percentage boundary)

(T/2 + D2) / T (the high percentage boundary)

DCD Measurement Techniques


DCD is measured at an FPGA output pin driven by registers inside the corresponding I/O element (IOE) block. When the output is a single data rate signal (non-DDIO), only one edge of the register input clock (positive or negative) triggers output transitions (Figure 6–11). Therefore, any DCD present on the input clock signal or caused by the clock input buffer or different input I/O standard does not transfer to the output signal.

Figure 6-11. DCD Measurement Technique for Non-DDIO (Single-Data Rate) Outputs



However, when the output is a double data rate input/output (DDIO) signal, both edges of the input clock signal (positive and negative) trigger output transitions (Figure 6–12). Therefore, any distortion on the input clock and the input clock buffer affect the output DCD.

Figure 6–12. DCD Measurement Technique for DDIO (Double-Data Rate) Outputs



When an FPGA PLL generates the internal clock, the PLL output clocks the IOE block. As the PLL only monitors the positive edge of the reference clock input and internally re-creates the output clock signal, any DCD present on the reference clock is filtered out. Therefore, the DCD for a DDIO output with PLL in the clock path is better than the DCD for a DDIO output without PLL in the clock path.

Tables 6–85 through 6–92 show the maximum DCD in absolution derivation for different I/O standards on Stratix II GX devices. Examples are also provided that show how to calculate DCD as a percentage.

Table 6–85. Maximum DCD for Non-DDIO Output on Row I/O Pins (1)									
Pour I/O Output Standard	Maximum DCD (ps) for Non-DDIO Output								
Row I/O Output Standard	-3 Devices	-4 & -5 Devices	Unit						
3.3-V LVTTTL	245	275	ps						
3.3-V LVCMOS	125	155	ps						
2.5 V	105	135	ps						
1.8 V	180	180	ps						
1.5-V LVCMOS	165	195	ps						
SSTL-2 Class I	115	145	ps						
SSTL-2 Class II	95	125	ps						
SSTL-18 Class I	55	85	ps						
1.8-V HSTL Class I	80	100	ps						
1.5-V HSTL Class I	85	115	ps						
LVDS	55	80	ps						

Note to Table 6-85:

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Here is an example for calculating the DCD as a percentage for a non-DDIO output on a row I/O on a -3 device:

If the non-DDIO output I/O standard is SSTL-2 Class II, the maximum DCD is 95 ps (see Table 6–86). If the clock frequency is 267 MHz, the clock period T is:

$$T = 1/f = 1/267 \text{ MHz} = 3.745 \text{ ns} = 3,745 \text{ ps}$$

To calculate the DCD as a percentage:

$$(T/2 - DCD) / T = (3,745 ps/2 - 95 ps) / 3,745 ps = 47.5\%$$
 (for low boundary)

$$(T/2 + DCD) / T = (3,745 ps/2 + 95 ps) / 3,745 ps = 52.5\%$$
 (for high boundary)

Therefore, the DCD percentage for the output clock at 267 MHz is from 47.5% to 52.5%.

Table 6–86. Maximum DCD for Non-DDIO Output on Column I/O Pins (1)									
Column I/O Output Standard I/O		(ps) for Non-DDIO Itput	Unit						
Standard	-3 Devices	-4 & -5 Devices							
3.3-V LVTTL	190	220	ps						
3.3-V LVCMOS	140	175	ps						
2.5 V	125	155	ps						
1.8 V	80	110	ps						
1.5-V LVCMOS	185	215	ps						
SSTL-2 Class I	105	135	ps						
SSTL-2 Class II	100	130	ps						
SSTL-18 Class I	90	115	ps						
SSTL-18 Class II	70	100	ps						
1.8-V HSTL Class I	80	110	ps						
1.8-V HSTL Class II	80	110	ps						
1.5-V HSTL Class I	85	115	ps						
1.5-V HSTL Class II	50	80	ps						
1.2-V HSTL-12	170	200	ps						
LVPECL	55	80	ps						

Note to Table 6-86:

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6–87. Maximum DCD for DDIO Output on Row I/O Pins Without PLL in the Clock Path for -3 Devices
Notes (1), (2)

Maximum DCD (ps) for		Input I/O St	andard (No PL	L in Clock Path)		
Row DDIO Output I/O	TTL/CMOS		SSTL-2	SSTL-2 SSTL/HSTL		Unit
Standard	3.3 & 2.5 V	1.8 & 1.5 V	2.5 V	1.8 & 1.5 V	3.3 V	
3.3-V LVTTL	260	380	145	145	110	ps
3.3-V LVCMOS	210	330	100	100	65	ps
2.5 V	195	315	85	85	75	ps
1.8 V	150	265	85	85	120	ps
1.5-V LVCMOS	255	370	140	140	105	ps
SSTL-2 Class I	175	295	65	65	70	ps
SSTL-2 Class II	170	290	60	60	75	ps
SSTL-18 Class I	155	275	55	50	90	ps
1.8-V HSTL Class I	150	270	60	60	95	ps
1.5-V HSTL Class I	150	270	55	55	90	ps
LVDS	180	180	180	180	180	ps

Notes to Table 6-87:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) The information in Table 6–87 assumes the input clock has zero DCD.

Here is an example for calculating the DCD in percentage for a DDIO output on a row I/O on a -3 device:

If the input I/O standard is 2.5-V SSTL-2 and the DDIO output I/O standard is SSTL-2 Class= II, the maximum DCD is 60 ps (see Table 6–87). If the clock frequency is 267 MHz, the clock period T is:

$$T = 1/f = 1/267 \text{ MHz} = 3.745 \text{ ns} = 3,745 \text{ ps}$$

Calculate the DCD as a percentage:

$$(T/2 - DCD) / T = (3,745 ps/2 - 60 ps) / 3745 ps = 48.4\%$$
 (for low boundary)

$$(T/2 + DCD) / T = (3,745 ps/2 + 60 ps) / 3745 ps = 51.6\%$$
 (for high boundary)

Therefore, the DCD percentage for the output clock is from 48.4% to 51.6%.

Table 6–88. Maximum DCD for DDIO Output on Row I/O Pins Without PLL in the Clock Path for -4 & -5 Devices Notes (1), (2)

Maximum DCD (ps) for		Input I/O Star	ndard (No PL	L in the Clock	Path)	
Row DDIO Output I/O	TTL/CMOS		SSTL-2	SSTL/HSTL	LVDS	Unit
Standard	3.3/2.5V	1.8/1.5V	2.5V	1.8/1.5V	3.3V	_
3.3-V LVTTL	440	495	170	160	105	ps
3.3-V LVCMOS	390	450	120	110	75	ps
2.5 V	375	430	105	95	90	ps
1.8 V	325	385	90	100	135	ps
1.5-V LVCMOS	430	490	160	155	100	ps
SSTL-2 Class I	355	410	85	75	85	ps
SSTL-2 Class II	350	405	80	70	90	ps
SSTL-18 Class I	335	390	65	65	105	ps
1.8-V HSTL Class I	330	385	60	70	110	ps
1.5-V HSTL Class I	330	390	60	70	105	ps
LVDS	180	180	180	180	180	ps

Notes to Table 6-88:

Table 6–89. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -3 Devices (Part 1 of 2) Notes (1), (2)

Maximum DCD (ps) for DDIO Column Output I/O Standard	In					
	TTL/CMOS		SSTL-2	SSTL/HSTL	HSTL12	Unit
	3.3/2.5V	1.8/1.5V	2.5V	1.8/1.5V	1.2V	
3.3-V LVTTL	260	380	145	145	145	ps
3.3-V LVCMOS	210	330	100	100	100	ps
2.5 V	195	315	85	85	85	ps
1.8 V	150	265	85	85	85	ps
1.5-V LVCMOS	255	370	140	140	140	ps
SSTL-2 Class I	175	295	65	65	65	ps
SSTL-2 Class II	170	290	60	60	60	ps

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

⁽²⁾ Table 6–88 assumes the input clock has zero DCD.

Table 6–89. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -3 Devices (Part 2 of 2) Notes (1), (2)

Maximum DCD (ps) for	Input IO Standard (No PLL in the Clock Path)					
DDIO Column Output I/O	TTL/CMOS		SSTL-2	SSTL/HSTL	HSTL12	Unit
Standard	3.3/2.5V	1.8/1.5V	2.5V	1.8/1.5V	1.2V	
SSTL-18 Class I	155	275	55	50	50	ps
SSTL-18 Class II	140	260	70	70	70	ps
1.8-V HSTL Class I	150	270	60	60	60	ps
1.8-V HSTL Class II	150	270	60	60	60	ps
1.5-V HSTL Class I	150	270	55	55	55	ps
1.5-V HSTL Class II	125	240	85	85	85	ps
1.2-V HSTL	240	360	155	155	155	ps
LVPECL	180	180	180	180	180	ps

Notes to Table 6-89:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) Table 6–89 assumes the input clock has zero DCD.

Table 6–90. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -4 & -5 Devices (Part 1 of 2) Notes (1), (2)

Maximum DCD (ps) for	Input IO Standard (No PLL in the Clock Path)						
DDIO Column Output I/O	TTL/CMOS		SSTL-2	SSTL/HSTL	HSTL12	Unit	
Standard	3.3/2.5V	1.8/1.5V	2.5V	1.8/1.5V	1.2V		
3.3-V LVTTL	440	495	170	160	160	ps	
3.3-V LVCMOS	390	450	120	110	110	ps	
2.5 V	375	430	105	95	95	ps	
1.8 V	325	385	90	100	100	ps	
1.5-V LVCMOS	430	490	160	155	155	ps	
SSTL-2 Class I	355	410	85	75	75	ps	
SSTL-2 Class II	350	405	80	70	70	ps	
SSTL-18 Class I	335	390	65	65	65	ps	
SSTL-18 Class II	320	375	70	80	80	ps	
1.8-V HSTL Class I	330	385	60	70	70	ps	
1.8-V HSTL Class II	330	385	60	70	70	ps	
1.5-V HSTL Class I	330	390	60	70	70	ps	
1.5-V HSTL Class II	330	360	90	100	100	ps	

Table 6–90. Maximum DCD for DDIO Output on Column I/O Pins Without PLL in the Clock Path for -4 & -5 Devices (Part 2 of 2) Notes (1), (2)

Maximum DCD (ps) for	Input IO Standard (No PLL in the Clock Path)						
DDIO Column Output I/O	TTL/0	MOS	SSTL-2	SSTL/HSTL	HSTL12	Unit	
Standard	3.3/2.5V	1.8/1.5V	2.5V	1.8/1.5V	1.2V		
1.2-V HSTL	420	470	155	165	165	ps	
LVPECL	180	180	180	180	180	ps	

Notes to Table 6-90:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) Table 6–90 assumes the input clock has zero DCD.

Maximum DCD (ps) for Row DDIO Output I/O		Stratix II GX Devices (PLL Output Feeding DDIO)				
Standard	-3 Device	-4 & -5 Device				
3.3-V LVTTL	110	105	ps			
3.3-V LVCMOS	65	75	ps			
2.5V	75	90	ps			
1.8V	85	100	ps			
1.5-V LVCMOS	105	100	ps			
SSTL-2 Class I	65	75	ps			
SSTL-2 Class II	60	70	ps			
SSTL-18 Class I	50	65	ps			
1.8-V HSTL Class I	50	70	ps			
1.5-V HSTL Class I	55	70	ps			
LVDS	180	180	ps			

Note to Table 6-91:

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6–92. Maximum DCD for DDIO Output on Column I/O Pins With PLL in the Clock Path Note (1)							
Maximum DCD (ps) for Column DDIO Output I/O	Stratix-II Devices (PLL Output Feeding DDIO)						
Standard	-3 Device	-4 & -5 Device					
3.3-V LVTTL	145	160	ps				
3.3-V LVCMOS	100	110	ps				
2.5V	85	95	ps				
1.8V	85	100	ps				
1.5-V LVCMOS	140	155	ps				
SSTL-2 Class I	65	75	ps				
SSTL-2 Class II	60	70	ps				
SSTL-18 Class I	50	65	ps				
SSTL-18 Class II	70	80	ps				
1.8-V HSTL Class I	60	70	ps				
1.8-V HSTL Class II	60	70	ps				
1.5-V HSTL Class I	55	70	ps				
1.5-V HSTL Class II	85	100	ps				
1.2-V HSTL	155	155	ps				
LVPECL	180	180	ps				

Note to Table 6–92:

High-Speed I/O Specifications

Table 6–93 provides high-speed timing specifications definitions.

Table 6–93. High-Speed Timing Specifications & Definitions (Part 1 of 2)					
High-Speed Timing Specifications Definitions					
t _C	High-speed receiver/transmitter input and output clock period.				
f _{HSCLK}	High-speed receiver/transmitter input and output clock frequency.				
J	Deserialization factor (width of parallel data bus).				
W	PLL multiplication factor.				
t _{RISE}	Low-to-high transmission time.				

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6–93. High-Speed Timing Specifications & Definitions (Part 2 of 2)					
High-Speed Timing Specifications	Definitions				
t _{FALL}	High-to-low transmission time.				
Timing unit interval (TUI)	The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency} \times \text{Multiplication Factor}) = t_{\text{C}}/w$).				
f _{HSDR}	Maximum/minimum LVDS data transfer rate ($f_{HSDR} = 1/TUI$), non-DPA.				
f _{HSDRDPA}	Maximum/minimum LVDS data transfer rate (f _{HSDRDPA} = 1/TUI), DPA.				
Channel-to-channel skew (TCCS)	The timing difference between the fastest and slowest output edges, including t_{CO} variation and clock skew. The clock is included in the TCCS measurement.				
Sampling window (SW)	The period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window.				
Input jitter	Peak-to-peak input jitter on high-speed PLLs.				
Output jitter	Peak-to-peak output jitter on high-speed PLLs.				
t _{DUTY}	Duty cycle on high-speed transmitter output clock.				
t _{LOCK}	Lock time for high-speed transmitter and receiver PLLs.				

Table 6–94 shows the high-speed I/O timing specifications for -3 speed grade Stratix II GX devices.

Table 6–94. High-Speed I/O Specifications for -3 Speed Grade (Part 1 of 2) Notes (1), (2)						
Ohal	Conditions		peed G	Unit		
Symbol			Тур	Max	Unit	
f _{HSCLK} (clock frequency) f _{HSCLK} = f _{HSDR} / W	W = 2 to 32 (LVDS, HyperTransport technology) (3)	16		520	MHz	
	W = 1 (SERDES bypass, LVDS only)	16		500	MHz	
	W = 1 (SERDES used, LVDS only)	150		717	MHz	
f _{HSDR} (data rate)	J = 4 to 10 (LVDS, HyperTransport technology)	150		1,040	Mbps	
	J = 2 (LVDS, HyperTransport technology)	(4)		760	Mbps	
	J = 1 (LVDS only)	(4)		500	Mbps	
f _{HSDRDPA} (DPA data rate)	J = 4 to 10 (LVDS, HyperTransport technology)	150		1,040	Mbps	
TCCS	All differential standards	-		200	ps	
SW	All differential standards	330		-	ps	
Output jitter				190	ps	
Output t _{RISE}	All differential I/O standards			160	ps	

Table 6–94. High-Speed I/O Specifications for -3 Speed Grade (Part 2 of 2) Notes (1), (2)							
Symbol		anditions		-3 S	peed G	irade	Unit
Symbol Conditions			Min	Тур	Max	Unit	
Output t _{FALL}	All differential I/O st	andards				180	ps
t _{DUTY}				45	50	55	%
DPA run length						6,400	UI
DPA jitter tolerance	Data channel peak-	to-peak jitter		0.44			UI
DPA lock time	Standard	Training Pattern	Transition Density				Number of repetitions
	SPI-4	000000000 1111111111	10%	256			
	Parallel Rapid I/O	00001111	25%	256			
		10010000	50%	256			
	Miscellaneous	10101010	100%	256			
		01010101		256			

Notes to Table 6-94:

- (1) When J = 4 to 10, the SERDES block is used.
- (2) When J = 1 or 2, the SERDES block is bypassed.
- (3) The input clock frequency and the W factor must satisfy the following fast PLL VCO specification: 150 ≤nput clock frequency × W ≤1,040.
- (4) The minimum specification is dependent on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and the clock routing resource (global, regional, or local) utilized. The I/O differential buffer and input register do not have a minimum toggle rate.

Table 6–95 shows the high-speed I/O timing specifications for -4 speed grade Stratix II GX devices.

Table 6–95. High-Speed I/O Specifications for -4 Speed Grade (Part 1 of 2) Notes (1), (2)						
Symbol	Conditions		-4 Speed Grade			
			Тур	Max	Unit	
f_{HSCLK} (clock frequency) $f_{HSCLK} = f_{HSDR} / W$	W = 2 to 32 (LVDS, HyperTransport technology) (3)	16		520	MHz	
	W = 1 (SERDES bypass, LVDS only)	16		500	MHz	
	W = 1 (SERDES used, LVDS only)	150		717	MHz	
f _{HSDR} (data rate)	J = 4 to 10 (LVDS, HyperTransport technology)	150		1,040	Mbps	
	J = 2 (LVDS, HyperTransport technology)	(4)		760	Mbps	
	J = 1 (LVDS only)	(4)		500	Mbps	
f _{HSDRDPA} (DPA data rate)	J = 4 to 10 (LVDS, HyperTransport technology)	150		1,040	Mbps	

Table 6–95. High-Speed I/O Specifications for -4 Speed Grade (Part 2 of 2) Notes (1), (2)								
Sumbol		O and distinguish			peed G			
Symbol	•	onditions		Min	Тур	Max	Unit	
TCCS	All differential stand	ards		-		200	ps	
SW	All differential stand	ards		330		-	ps	
Output jitter						190	ps	
Output t _{RISE}	All differential I/O st	andards				160	ps	
Output t _{FALL}	All differential I/O st	andards				180	ps	
t _{DUTY}						55	%	
DPA run length						6,400	UI	
DPA jitter tolerance	Data channel peak-	to-peak jitter		0.44			UI	
DPA lock time	Standard	Training Pattern	Transition Density				Number of repetitions	
	SPI-4	000000000 1111111111	10%	256				
	Parallel Rapid I/O	00001111	25%	256				
		10010000	50%	256				
	Miscellaneous	10101010	100%	256				
		01010101		256				

Notes to Table 6-95:

- (1) When J = 4 to 10, the SERDES block is used.
- (2) When J = 1 or 2, the SERDES block is bypassed.
- (3) The input clock frequency and the W factor must satisfy the following fast PLL VCO specification: 150 ≤nput clock frequency × W ≤1,040.
- (4) The minimum specification is dependent on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and the clock routing resource (global, regional, or local) utilized. The I/O differential buffer and input register do not have a minimum toggle rate.

Table 6–96 shows the high-speed I/O timing specifications for -5 speed grade Stratix II GX devices.

Table 6–96. High-Speed I/O Specifications for -5 Speed Grade (Part 1 of 2)Notes (1), (2)						
Symbol	Conditions -		-5 Speed Grade			
Symbol			Тур	Max	Unit	
f _{HSCLK} (clock frequency) f _{HSCLK} = f _{HSDR} / W	W = 2 to 32 (LVDS, HyperTransport technology) (3)	16		420	MHz	
	W = 1 (SERDES bypass, LVDS only)	16		500	MHz	
	W = 1 (SERDES used, LVDS only)	150		640	MHz	

Table 6–96. High-Speed I/O Specifications for -5 Speed Grade (Part 2 of 2) Notes (1), (2)							
Cumbal	Conditions			-5 Speed Grade			Unit
Symbol				Min	Тур	Max	UIII
f _{HSDR} (data rate)	J = 4 to 10 (LVDS, HyperTransport technology)			150		840	Mbps
	J = 2 (LVDS, Hyper	Transport techno	ology)	(4)		700	Mbps
	J = 1 (LVDS only)			(4)		500	Mbps
f _{HSDRDPA} (DPA data rate)	J = 4 to 10 (LVDS, F	lyperTransport t	echnology)	150		840	Mbps
TCCS	All differential I/O sta	andards		-		200	ps
SW	All differential I/O standards			440		-	ps
Output jitter						190	ps
Output t _{RISE}	All differential I/O standards					290	ps
Output t _{FALL}	All differential I/O standards					290	ps
t _{DUTY}				45	50	55	%
DPA run length						6,400	UI
DPA jitter tolerance	Data channel peak-	to-peak jitter		0.44			UI
DPA lock time	Standard	Training Pattern	Transition Density				Number of repetitions
SPI-4 0000000000 1 1111111111		10%	256				
	Parallel Rapid I/O	00001111	25%	256			
	10010000 50%		256				
	Miscellaneous	10101010	100%	256			
		01010101		256			

Notes to Table 6-96:

- (1) When J = 4 to 10, the SERDES block is used.
- (2) When J = 1 or 2, the SERDES block is bypassed.
- (3) The input clock frequency and the W factor must satisfy the following fast PLL VCO specification: 150 ≤nput clock frequency × W ≤1,040.
- (4) The minimum specification is dependent on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and the clock routing resource (global, regional, or local) utilized. The I/O differential buffer and input register do not have a minimum toggle rate.

PLL Timing Specifications

Tables 6–97 and 6–98 describe the Stratix II GX PLL specifications when operating in both the commercial junction temperature range (0 to 85 C) and the industrial junction temperature range (–40 to 100 C), except for

the clock switch over and phase-shift stepping features. These two features are only supported from the 0 to $100\ C$ junction temperature range.

Table 6–97. Enhanced PLL Specifications (Part 1 of 2) Note (1)							
Name	Description	Min	Тур	Max	Unit		
f _{IN}	Input clock frequency	4		500	MHz		
f _{INPFD}	Input frequency to the PFD	4		420	MHz		
f _{INDUTY}	Input clock duty cycle	40		60	%		
f _{ENDUTY}	External feedback input clock duty cycle	40		60	%		
t _{INJITTER}	Input or external feedback clock input jitter tolerance in terms of period jitter. Bandwidth ≤0.85 MHz		0.5		ns (peak- to-peak)		
	Input or external feedback clock input jitter tolerance in terms of period jitter. Bandwidth > 0.85 MHz		1.0		ns (peak- to-peak)		
t _{OUTJITTER}	Dedicated clock output period jitter	50	100	250	ps (p-p)		
t _{FCOMP}	External feedback compensation time			10	ns		
f _{OUT}	Output frequency for internal global or regional clock	1.5 (4)		550	MHz		
f _{SCANCLK}	Scanclk frequency			100	MHz		
t _{CONFIGEPLL}	Time required to reconfigure scan chains for EPLLs		174/f _{SCANCLK}		ns		
f _{OUT_EXT}	PLL external clock output frequency	1.5 (4)		(2)	MHz		
t _{LOCK}	Time required for the PLL to lock from the time it is enabled or the end of device configuration		0.03	1	ms		
t _{DLOCK}	Time required for the PLL to lock dynamically after automatic clock switchover between two identical clock frequencies			1	ms		
f _{SWITCHOVER}	Frequency range where the clock switchover performs properly	1.5	1	500	MHz		
f _{CLBW}	PLL closed-loop bandwidth	0.13	1.2	16.9	MHz		
f_{VCO}	PLL VCO operating range for -3 and -4 speed grade devices	300		1,040	MHz		
	PLL VCO operating range for –5 speed grade devices	300		840	MHz		
f _{SS}	Spread-spectrum modulation frequency	100		500	kHz		
% spread	Percent down spread for a given clock frequency	0.4	0.5	0.6	%		

Table 6–97. Enhanced PLL Specifications (Part 2 of 2) Note (1)							
Name	Description	Min	Тур	Max	Unit		
t _{PLL_PSERR}	Accuracy of PLL phase shift			±30 (3)	ps		
t _{ARESET}	Minimum pulse width on areset signal.	10			ns		
tareset_reconfig	Minimum pulse width on the areset signal when using PLL reconfiguration. Reset the PLL after scandone goes high.	500			ns		

Notes to Table 6-97:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This is limited by the I/O f_{MAX} . See Tables 6–78 through 6–82 for the maximum.
- (3) This specification is pending device characterization.
- (4) If the counter cascading feature of the PLL is utilized, there is no minimum output clock frequency.

Table 6–98. Fast PLL Specifications (Part 1 of 2) Note (1)						
Name	Description	Min	Тур	Max	Unit	
f _{IN}	Input clock frequency (for -3 and -4 speed grade devices)	16		717	MHz	
	Input clock frequency (for -5 speed grade devices)	16		640	MHz	
f _{INPFD}	Input frequency to the PFD	16		500	MHz	
f _{INDUTY}	Input clock duty cycle	40		60	%	
t _{INJITTER}	Input clock jitter tolerance in terms of period jitter. Bandwidth ≤2 MHz		0.5		ns (p-p)	
	Input clock jitter tolerance in terms of period jitter. Bandwidth > 0.2 MHz		1.0		ns (p-p)	
f _{vco}	Upper VCO frequency range for -3 and -4 speed grades	300		1,040	MHz	
	Upper VCO frequency range for –5 speed grades	300		840	MHz	
	Lower VCO frequency range for -3 and -4 speed grades	150		520	MHz	
	Lower VCO frequency range for –5 speed grades	150		420	MHz	
f _{OUT}	PLL output frequency to GCLK or RCLK	4.6875		550	MHz	
	PLL output frequency to LVDS or DPA clock	150		1,040	MHz	
f _{OUT_EXT}	PLL clock output frequency to regular I/O	4.6875		(3)	MHz	
f _{OUTDUTY}	Duty cycle for external clock output	45	50	55	%	

Table 6–98. Fast PLL Specifications (Part 2 of 2) Note (1)						
Name	Description	Min	Тур	Max	Unit	
t _{CONFIGPLL}	Time required to reconfigure scan chains for fast PLLs		75/f _{SCANCLK}		ns	
f _{CLBW}	PLL closed-loop bandwidth	1.16	5	28	MHz	
t _{LOCK}	Time required for the PLL to lock from the time it is enabled or the end of the device configuration		0.03	1	ms	
t _{PLL_PSERR}	Accuracy of PLL phase shift			±30 (2)	ps	
t _{ARESET}	Minimum pulse width on areset signal.	10			ns	
tareset_reconfig	Minimum pulse width on the areset signal when using PLL reconfiguration. Reset the PLL after scandone goes high.	500			ns	

Notes to Table 6-98:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This specification is pending device characterization.
- (3) This is limited by the I/O f_{MAX} . See Tables 6–78 through 6–82 for the maximum.

External Memory Interface Specifications

Tables 6–99 through 6–103 contain Stratix II GX device specifications for the dedicated circuitry used for interfacing with external memory devices.

Table 6–99. DLL Frequency Range Specifications Note (1)				
Frequency Mode Frequency Range (MHz)				
0	100 to 175			
1	150 to 230			
2	200 to 310			
3	240 to 400 (-3 speed grade)			
	240 to 350 (-4 and -5 speed grade)			

Note to Table 6-99:

(1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

Table 6–100. DQS Jitter Specifications for DLL-Delayed Clock ($t_{DQS-JITTER}$) Notes (1), (2)						
Number of DQS Delay Buffer Stages Commercial (ps) Industrial (ps)						
1	80	110				
2	110	130				
3	130	180				
4	160	210				

Notes to Table 6–100:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) Peak-to-peak period jitter on the phase-shifted DQS clock. For example, jitter on two delay stages under commercial conditions is 200 ps peak-to-peak or 100 ps.
- (3) Delay stages used for requested DQS phase shift are reported in a project's Compilation Report in the Quartus II software.

Table 6–101. DQS Phase-Shift Error Specifications for DLL-Delayed Clock (t _{DQS_PSERR}) Note (1)							
Number of DQS Delay Buffer Stages (2) -3 Speed Grade (ps) -4 Speed Grade (ps) -5 Speed Grade (ps)							
1	25	30	35				
2	50	60	70				
3	75	90	105				
4	100	120	140				

Notes to Table 6–101:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) Delay stages used for request DQS phase shift are reported in a project's Compilation Report in the Quartus II software. For example, phase-shift error on two delay stages under -3 conditions is 50 ps peak-to-peak or 25 ps.

Table 6-102. DQS Bus Clock Sk	ew Adder Specifications
(t _{DQS} _CLOCK_SKEW_ADDER)	Note (1)

Mode	DQS Clock Skew Adder (ps)	
4 DQ per DQS	40	
9 DQ per DQS	70	
18 DQ per DQS	75	
36 DQ per DQS	95	

Notes to Table 6–102:

- (1) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.
- (2) This skew specification is the absolute maximum and minimum skew. For example, skew on a 40 DQ group is 40 ps or 20 ps.

Table 6–103. DQS Phase Offset Delay Per Stage (ps)	Notes (1), (2), (3),
(4)	

Speed Crede	Positive Offset		Negative Offset		
Speed Grade	Min	Max	Min	Max	
-3	10	15	8	11	
-4	10	15	8	11	
-5	10	16	8	12	

Notes to Table 6-103:

- (1) The delay settings are linear.
- (2) The valid settings for phase offset are -32 to +31.
- (3) The typical value equals the average of the minimum and maximum values.
- (4) The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.

JTAG Timing Specifications

Figure 6–13 shows the timing requirements for the JTAG signals $\,$

Figure 6-13. Stratix II GX JTAG Waveforms.




Table 6–104 shows the JTAG timing parameters and values for Stratix II GX devices.

Table 6–104. Stratix II GX JTAG Timing Parameters & Values			Note (1)	
Symbol	Parameter	Min	Max	Unit
$t_{\rm JCP}$	TCK clock period	30		ns
t _{JCH}	TCK clock high time	12		ns
t _{JCL}	TCK clock low time	12		ns
t _{JPSU}	JTAG port setup time	4		ns
t _{JPH}	JTAG port hold time	5		ns
t _{JPCO}	JTAG port clock to output		9	ns
t _{JPZX}	JTAG port high impedance to valid output		9	ns
t _{JPXZ}	JTAG port valid output to high impedance		9	ns
t _{JSSU}	Capture register setup time	4		ns
t _{JSH}	Capture register hold time	5		ns
t _{JSCO}	Update register clock to output		12	ns
t _{JSZX}	Update register high impedance to valid output		12	ns
t _{JSXZ}	Update register valid output to high impedance		12	ns

Note to Table 6-104:

⁽¹⁾ The data in this table is preliminary. Altera will provide a report upon completion of characterization of the Stratix II GX devices. Conditions for testing the silicon have not been determined.



7. Reference & Ordering Information

SIIGX51007-1.1

Software

Stratix ® II GX devices are supported by the Altera® Quartus® II design software, which provides a comprehensive environment for system-on-a-programmable-chip (SOPC) design. The Quartus II software includes HDL and schematic design entry, compilation and logic synthesis, full simulation and advanced timing analysis, SignalTap® II logic analyzer, and device configuration. Refer to the *Quartus II Development Software Handbook* for more information on the Quartus II software features.

The Quartus II software supports the Windows XP/2000/NT, Sun Solaris 8/9, Linux Red Hat v7.3, Linux Red Hat Enterprise 3, and HP-UX operating systems. It also supports seamless integration with industry-leading EDA tools through the NativeLink $^{\circledR}$ interface.

Device Pin-Outs

Stratix II GX device pin-outs are available on the Altera web site at www.altera.com.

Ordering Information

Figure 7–1 describes the ordering codes for Stratix II GX devices. For more information on a specific package, refer to the *Package Information for Stratix II GX Devices* chapter in volume 2 of the *Stratix II GX Device Handbook*.




Figure 7–1. Stratix II GX Device Packaging Ordering Information

Note to Figure 7–1:

(1) Product code notations for ES silicon for all EP2SGX130 family members (standard and lead free) and EP2SGX90 (lead free) use the following codings to denote pin count: 35 for 1152-pin devices and 40 for 1508-pin devices