


# CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno  
Department of Electrical and Computer Engineering  
Iowa State University


Lecture #8 – Applications II

## Recap – Splash 1 Architecture




September 14, 2006 CprE 583 – Reconfigurable Computing Lect-08.2

## Recap – Splash 2 Architecture



September 14, 2006 CprE 583 – Reconfigurable Computing Lect-08.3

## Recap – Splash 2 Architecture



September 14, 2006 CprE 583 – Reconfigurable Computing Lect-08.4

## Recap – Dictionary Search

Shift amount: 7 bits  
Hash function: 1100 1000 1010 0011

```
00 0000 0000 0000 0000 0000    Clear hash register
01 1010 0001 1101 00              Input the letters "th"
-----
10 1000 0011 0101 1100 0000      Temporary Result

10 0000 0101 0000 0110 1011      Result for "th"
00 0000 0001 1001 01              Input for letters "e_"
-----
01 0010 0110 0001 1110 1011      Temporary result

10 0101 1010 0100 1100 0011      Result for "the_"
```

- XOR two character value with temp result and hash function
- Rotate result
- Different hash function for each FPGA

September 14, 2006 CprE 583 – Reconfigurable Computing Lect-08.5

## Outline

- Recap
- The Field-Programmable Port Extender (FPX)
- FPX Architecture
- FPX Programming Model
- FPX Applications
  - Pattern Matching
  - Packet Classification
  - Rule Processing

September 14, 2006 CprE 583 – Reconfigurable Computing Lect-08.6

## Application – Network Processing


- Networking applications well-suited for reconfigurable hardware
  - Target signatures change often
  - Massive quantities of stream-based data
  - Repetitive operations
- Connecting up to a realistic networking environment is hard
  - Washington University experimental setup one of the best
  - Shows importance of both memory and processing capability
- Numerous experiments performed over the past five years

September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.7

## Network Routing with the FPX



- FPX Modules distributed across each port of a switch
- IP packets (over ATM) enter and depart line card
- Packet fragments processed by modules
- Advantages:
  - New protocols implemented directly in silicon
  - Easy to upgrade in the field

September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.8

## FPX Hardware Device




September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.9

## FPX Hardware in a WUGS-20 Switch




September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.10

## FPGA-based Router




- FPX module contains two FPGAs
- NID – network interface device
  - Performs data queuing
- RAD – reprogrammable application device
  - Specialized control sequences

September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.11

## Reprogrammable Application Device



- Spatial Re-use of FPGA Resources
  - Modules implemented using FPGA logic
  - Module logic can be individually reprogrammed
- Shared Access to off-chip resources
  - Memory Interfaces to SRAM and SDRAM
  - Common Datapath to send and receive data

September 14, 2006


CprE 583 – Reconfigurable Computing

Lect-08.12

## Architecture of the FPX


### RAD

- Large Xilinx FPGA
- Attaches to SRAM and SDRAM
- Reprogrammable over network
- Provides two user-defined Module Interfaces



### NID

- Provides Utopia Interfaces between switch & line card
- Forwards cells to RAD
- Programs RAD




September 14, 2006

CprE 583 - Reconfigurable Computing


Lect-08.13

## Architecture of the FPX (cont.)

### FPX Block Diagram



### FPX Photo




September 14, 2006

CprE 583 - Reconfigurable Computing

Lect-08.14

## FPX SRAM

- Provide low latency for fast table-lookups
- Zero Bus Turnaround (ZBT) allows back-to-back read / write operations every 10ns
- Dual, Independent Memories
- 36-bit wide bus




September 14, 2006

CprE 583 - Reconfigurable Computing

Lect-08.15

## FPX SDRAM

- Dual, independent SDRAM memories
- 64-bit wide, 100 MHz
- 64Mb / Module : 128 Mb total [expandable]
- Burst-based transactions [1-8 word transfers]
- Latency of 14 cycles to Read/Write 8-word burst



September 14, 2006

CprE 583 - Reconfigurable Computing

Lect-08.16


## Routing Traffic Flows

- Traffic flows routed among

- Switch
- Line Card
- RAD.Switch
- RAD.Linecard

- Functions

- EC: Check packets for errors
- CP: Process commands
  - Control, status, & reprogramming
- VC: Implement per-flow forwarding




September 14, 2006

CprE 583 - Reconfigurable Computing

Lect-08.17

## Typical Flow Configurations




September 14, 2006

CprE 583 - Reconfigurable Computing

Lect-08.18

## Reprogramming Logic

- NID programs at boot from EPROM
- Switch Controller writes RAD configuration memory to NID
  - Configuration file for RAD arrives transmitted over network via control cells
- Switch Controller issues {Full/Partial} reconfigure command
- NID reads RAD config memory to program RAD
  - Performs complete or partial reprogramming of RAD



September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.19

## FPX Interfaces Provides

- Well defined Interface
  - Utopia-like 32-bit fast data interface
  - Flow control allows back-pressure
- Flow Routing
  - Arbitrary permutations of packet flows through ports
- Dynamically Reprogrammable
  - Other modules continue to operate even while new module is being reprogrammed
- Memory Access
  - Shared access to SRAM and SDRAM
  - Request/Grant protocol

September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.20

## Pattern Matching using the FPX


- Use Hardware to detect a pattern in data
- Modify packet based on match
- Pipeline operation to maximize throughput

September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.21

## “Hello, World” Module Function




September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.22

## Logical Implementation




September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.23

## The Wrapper Concept




September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.24

## AAL5 Encapsulation




September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.25

## HelloBob Module



September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.26

## Results: Performance

- Operating Frequency: 119 MHz.
  - 8.4ns critical path
    - Well within the 10ns period RAD's clock.
    - Targeted to RAD's V1000E-FG680-7
- Maximum packet processing rate:
  - 7.1 Million packets per second.
    - (100 MHz)/(14 Clocks/Cell)
    - Circuit handles back-to-back packets
- Slice utilization:
  - 0.4% (49/12,288 slices)
    - Less than one half of one percent of chip resources
- Search technique can be adapted for other types of data matching and modification
  - Regular expressions
  - Parsing image content ...

September 14, 2006


CprE 583 – Reconfigurable Computing

Lect-08.27

## CAM-based Packet Matching

### Sample Packet:

- Source Address = 128.252.5.5 (*dotted.decimal*)
- Destination Address = 141.142.2.2 (*dotted.decimal*)
- Source Port = 4096 (*decimal*)
- Destination Port = 50 (*decimal*)
- Protocol = TCP (6)
- Payload = "Consolidate your loans. CALL NOW"
  - Payload Lists = { General SPAM (0), Save Money SPAM (1) }
  - Content Vector = "0000011" (*binary*) = x"03" (*hex*)



September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.28

## Sample Filter

- Source Address = 128.252.0.0 / 16
- Destination Address = 141.142.0.0 / 16
- Source Port = Don't Care
- Destination Port = 50
- Protocol = TCP (6)
- Payload includes general SPAM (List 0)

Content	Src IP value	Dest IP (hex)	Src Port	Dest Port	Proto	Value
01	80FC0000	8D8E0000	0000	50	06	
01	FFFF0000	FFFF0000	0000	FFFF	FF	Mask:

Mask: 1=care, 0=don't care

Content	Src IP (hex)	Dest IP (hex)	Src Port	Dest Port	Proto	IP Packet
03	80FC0505	8D8E0202	1000	0050	06	


**DROP the packet : It matches the filter**

September 14, 2006

CprE 583 – Reconfigurable Computing

Lect-08.29

## Packet Classifier with FlowID



September 14, 2006

CprE 583 – Reconfigurable Computing


Lect-08.30

## Fast IP Lookup Algorithm

### Function

- Search for best matching prefix using Trie algorithm

Prefix	Next Hop
*	4
.01*	7
.10*	2
.110*	9
.0001*	1
.1011*	0
.00110*	5
.01011*	3




September 14, 2006

CprE 583 - Reconfigurable Computing

Lect-08.31

## Hardware Implementation in the FPX




September 14, 2006

CprE 583 - Reconfigurable Computing

Lect-08.32

## Pipelined FIPL Operations



- Throughput : Optimized by interleaving memory accesses
  - Operate 5 parallel lookups
  - $t_{\text{pipelined\_lookup}} = 550\text{ns} / 5 = 110\text{ ns}$
  - Throughput = 9.1 Million packets / second

September 14, 2006

CprE 583 - Reconfigurable Computing

Lect-08.33

## Other Modules Implemented

- IPv6 Tunneling Module
  - Tunnels IPv6 over IPv4
- Statistics Module
  - Event counter
- Traffic Generator
  - Per-flow mixing
- Video Recoder
  - Motion JPEG
- Embedded Processor
  - KCPSM
- IPv4 CAM Filter
  - 104 Bit header matching
- Fast IP Lookup (FIPL)
  - Longest Prefix Match
  - MAE-West at 10M pkts/second
- Packet Content Scanner
  - Reg. Expression Search
- Data Queueing
  - Per-flow queue in SDRAM


September 14, 2006

CprE 583 - Reconfigurable Computing

Lect-08.34

## Summary

- Field Programmable Port Extender (FPX)
  - Network-accessible Hardware
  - Reprogrammable Application Device
- Module Deployment
  - Modules implement fast processing on data flow
  - Network allows Arbitrary Topologies of distributed systems



- Project Website
  - <http://www.arl.wustl.edu/arl/projects/fpx/>

September 14, 2006

CprE 583 - Reconfigurable Computing

Lect-08.35