


CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno
Department of Electrical and Computer Engineering
Iowa State University

Lecture #9 – Logic Emulation Technology

Recap –FPGA-Based Router (FPX)



- FPX module contains two FPGAs
- NID – network interface device
 - Performs data queuing
- RAD – reprogrammable application device
 - Specialized control sequences

September 19, 2006 CprE 583 – Reconfigurable Computing Lect-09.2

Recap – CAM-Based Packet Filtering


- Source Address = 128.252.0.0 / 16
- Destination Address = 141.142.0.0 / 16
- Source Port = Don't Care
- Destination Port = 50
- Protocol = TCP (6)
- Payload includes general SPAM (List 0)

Content=01	Src IP value = 80FC0000	Dest IP (hex) = 8D8E0000	Src Port = 0000	Dest Port = 50	Proto = 06	Value
Content=01	Src IP (hex) = FFFF0000	Dest IP (hex) = FFFF0000	Src Port = 0000	Dest Port = FFFF	Proto = FF	Mask: 1=care 0=don't care
Content=03	Src IP (hex) = 80FC0505	Dest IP (hex) = 8D8E0202	Src Port = 1000	Dest Port = 0050	Proto = 06	IP Packet

DROP the packet : It matches the filter

September 19, 2006 CprE 583 – Reconfigurable Computing Lect-09.3

Recap – Classification Architecture




September 19, 2006 CprE 583 – Reconfigurable Computing Lect-09.4

Outline

- Recap
- Multi-FPGA Systems
 - Network topologies
 - System software
 - Theoretical Limits
 - Example Systems
- Application – Logic Emulation

September 19, 2006 CprE 583 – Reconfigurable Computing Lect-09.5

Coupling in a Reconfigurable System



- Many places to put reconfigurable computing components
- Most implementations involve multiple discrete devices
- How should these devices be connected together?

September 19, 2006 CprE 583 – Reconfigurable Computing Lect-09.6

Modern Multi-FPGA Systems

- Large logic capacity
 - All projects end up pushing capacity limits
- Large amount of on-board RAM
 - High speed and high density
 - To support genome, vision and pharmacological apps
- High speed FPGA-FPGA connections
 - To make multiple FPGAs more like one big FPGA
 - Inter-chip connectivity an issue
- Parallel computers in the traditional sense
 - Suitable for spatially parallel applications
 - Transmogripher-4, BEE2


September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.7

Mesh Topology

- Chips are connected in a nearest-neighbor pattern
- Simplicity is key
- Linear array is essentially a 1-dimensional mesh




September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.8

Crossbar Topology

- Devices A-D are routing only
- Gives predictable performance
- Potential waste of resources for near-neighbor connections




September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.9

Crossbar Hierarchy




September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.10

Other Two-Level Schemes



September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.11

Thought Exercise

- Consider the linear array, mesh, crossbar, hierarchy, and other two-level topologies
- In groups of 2, analyze the average distance needed to communicate given a random placement of functions to FPGAs
 - Can this be represented as a function of N?
- Assume finite number of pins per device


- Best topology wins a prize

September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.12

Multi-FPGA Synthesis



- Missing high-level synthesis
- Global placement and routing similar to intra-device CAD

Bipartitioning

- Perhaps biggest problem in multi-FPGA design is partitioning
 - NP-complete for general graphs
 - Many heuristics/attacks
- Partitioner must deal with logic and pin constraints
- Better to recursively bipartition circuit

KL FM Partitioning Heuristic

- **KLFM** – Fiduccia-Mattheyses (Kernighan-Lin refinement)
- Greedy, iterative
 - Pick cell that decreases cut and move it
 - Repeat
- Small amount of
 - Look past moves that make locally worse
 - Randomization

KL FM Algorithm

- Randomly partition into two halves
- Repeat until no updates
 - Start with all cells free
 - Repeat until no cells free
 - Move cell with largest gain (**balance allows**)
 - Update costs of neighbors
 - Lock cell in place (record current cost)
 - Pick least cost point in previous sequence and use as next starting position
- Repeat for different random starting points



Problems with Meshes

- **Rent's Rule** for the number of wires leaving a partition: $P = KG^B$
- Perimeter grows as $G^{0.5}$ but unfortunately most circuits grow at G^B where $B > 0.5$
- Effectively devices highly pin limited
- What does this mean for meshes?

Not Limited – unused FPGA pins – unused FPGA gates	Gate Limited – some unused pins – no unused gates
Pin Limited – no unused pins – some unused gates	Balanced – no unused pins – no unused gates

Multi-FPGA Systems

- Transmogrieffier-4 (University of Toronto)
- Four Altera Stratix EP1S80F1508C6 FPGAs, each with:
 - 79,040 LUTs
 - 7.4Mb internal block RAM
 - 176 9x9 MACs (4 9x9's can become 1 36x36)
 - 1508 pin flip chips
- Total TM-4 Capacity:
 - 316,160 Luts
 - 29.6Mb internal block RAM
 - 704 9x9 MACs

Transmogriifier-4

September 19, 2006 CprE 583 – Reconfigurable Computing Lect-09.19

TM-4 FPGA Interconnects

- Differential LVDS
- Run up to 840 Mbps
- Configurable as low speed single ended
- 20 transmit and 20 receive channels between each pair of FPGAs

240 Channels ~ 840 Mbps / Channel ~ 200 Gbps Bandwidth

September 19, 2006 CprE 583 – Reconfigurable Computing Lect-09.20

TM-4 Peripherals

- Video I/O support
 - 2 x NTSC to RGB decoders
 - 1 x RGB video DAC
 - 2 x IEEE-1394 (firewire)
 - 2 x 400Mbps ports per bus
 - Hard link layer
- Expansion headers
 - High-speed connectors

2 NTSC Video In ~ RGB Out ~ 2 400Mbps IEEE-1394

September 19, 2006 CprE 583 – Reconfigurable Computing Lect-09.21

TM-4 Software Support

- Virtual "ports" package
 - Transparent connectivity to host software
- Inter-FPGA router
- Remote access utilities
 - User access manager
 - Remote network TM-4 interface API
- Debugging support
 - On-FPGA logic analyzer support
 - Device simulation models

Handshake Flow Control ~ Burst Modes ~ Interrupt

September 19, 2006 CprE 583 – Reconfigurable Computing Lect-09.22

Berkeley Emulation Engine (BEE2)

- Five Virtex-2 Pro XC2VP70 FPGAs, each with:
 - 74,448 LUTs
 - 5.9Mb internal block RAM
 - 328 9x9 MACs
- Four processing elements and one control element
 - 120 bit 200 MHz DDR
 - 48 Gbps link
- Star connection from control node to computing nodes
 - 50 bit 200 MHz DDR
 - 20 Gbps link

September 19, 2006 CprE 583 – Reconfigurable Computing Lect-09.23


BEE2 Details

- Up to 8 boards in a card cage
- Off-board communication takes place with multi-gigabit transceiver (MGT)
- Lots of off chip DDR DRAM
- Scalable

September 19, 2006 CprE 583 – Reconfigurable Computing Lect-09.24

••• | BEE2 Programming Environment

- Dataflow computing style
- Integration with processor programming environment



September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.25

••• | Logic Emulation


- Custom ASIC circuits – \$\$\$
- ASIC designers want to ensure that the circuit is correct before final stages of design
- Software simulation?
- Logic emulation – circuit is mapped onto a multi-FPGA system
 - Several orders of magnitude faster than software simulation
- The original “killer app” for FPGAs

September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.26

••• | Logic Emulation (cont.)



- Emulation takes a sizable amount of resources
- Compilation time can be large due to FPGA compiles

September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.27

••• | Example System: Virtual Wires


- Goal is to take an ASIC design and map it to multi-FPGA hardware
- Can replace new chip in target system to allow for software development
- Important issues include
 - How is system interfaced to workstation
 - What is interface to target system
 - How can memory be emulated
 - Logic analysis / debugging

September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.28

••• | Virtual Wires



- Overcome pin limitations by multiplexing pins and signals
- Schedule when communication will take place


September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.29

••• | Virtual Wires Software Flow

- Global router enhanced to include scheduling and embedding
- Multiplexing logic synthesized from FPGA logic




September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.30

Emulation System Configuration

- Pod interface to target system
- Serial or Sbus interface to host workstation
- (not shown) Physical connection to logic analyzer also a possibility
- Target system must be slowed down to accommodate emulation




September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.31

Simulation Acceleration

- FPGA system takes the place of one portion of simulated design
- Inputs transported to FPGA system
- Outputs returned from FPGA system




September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.32

Virtual Wires Emulation Board

- Pod connectors located along perimeter
- Two host interfaces
- Near-neighbor communication




September 19, 2006


CprE 583 – Reconfigurable Computing

Lect-09.33

Device Pin Layout



- Many nets may pass through an intermediate FPGA in traversing source to destination




- Physical assignment of IO to pins important to allow device routability at the expense of board routability

September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.34

System Scalability



September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.35

Summary

- Most FPGA systems require multiple devices
 - System software involves many steps
 - Bipartitioning has been the subject of much research
- Topologies affect performance and use
 - An active area of research as "devices" migrate inside the chip
- One common use of multi-FPGA systems is logic emulation
 - An example system (virtual wires) uses a near-neighbor mesh with several external interfaces.
 - Virtual wires overcome pin limitations by intelligently multiplexing I/O signals
 - <http://www.mentor.com/emulation>
 - http://www.cadence.com/products/functional_ver

September 19, 2006

CprE 583 – Reconfigurable Computing

Lect-09.36