



# CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno  
Department of Electrical and Computer Engineering  
Iowa State University

Lecture #10 – Systolic Computing



## Quick Points

- HW #2 due Tuesday at 12:00pm
  - Any questions?
- HW #3 (9/28 – 10/17), project proposal (9/26 – 10/5), midterm exam (10/12) coming soon

September 21, 2006


CprE 583 – Reconfigurable Computing

Lect-10.2



## Recap – Multi-FPGA Systems

- Crossbar topology:
  - Devices A-D are routing only
  - Gives predictable performance
  - Potential waste of resources for near-neighbor connections




September 21, 2006

CprE 583 – Reconfigurable Computing

Lect-10.3



## Recap – Logic Emulation



- Emulation takes a sizable amount of resources
- Compilation time can be large due to FPGA compiles


September 21, 2006

CprE 583 – Reconfigurable Computing

Lect-10.4



## Recap – Virtual Wires



- Overcome pin limitations by multiplexing pins and signals
- Schedule when communication will take place

September 21, 2006

CprE 583 – Reconfigurable Computing

Lect-10.5



## Outline

- Recap
- Introduction and Motivation
- Common Systolic Structures
- Algorithmic Mapping
- Mapping Examples
  - Finite impulse response
  - Matrix-vector product
  - Banded matrix-vector product
  - Banded matrix multiplication

September 21, 2006

CprE 583 – Reconfigurable Computing

Lect-10.6

## ••• Systolic Computing

**sys-to-le** (sīs'tā-lē) *n.* – the rhythmic contraction of the heart, especially of the ventricles, by which blood is driven through the aorta and pulmonary artery after each dilation or diastole

[Greek *systolē*, from *systellein* to contract, from *syn-* + *stellein* to send]

– **sys-tol-ic** (sīs-tōl'ik) *adj.*

*Data flows from memory in a rhythmic fashion, passing through many processing elements before it returns to memory.*

[Kung, 1982]


September 21, 2006

CprE 583 – Reconfigurable Computing

Lect-10.7

## ••• Systolic Architectures

- Goal – general methodology for mapping computations into hardware (spatial computing) structures
- Composition:
  - Simple compute cells (e.g. add, sub, max, min)
  - Regular interconnect pattern
  - Pipelined communication between cells
  - I/O at boundaries



September 21, 2006

CprE 583 – Reconfigurable Computing

Lect-10.8

## ••• Motivation

- Effectively utilize VLSI
- Reduce “Von Neumann Bottleneck”
- Target compute-intensive applications
- Reduce design cost
  - Simplicity
  - Regularity
- Exploit concurrency
- Local communication
  - Short wires (small delay, less area)
  - Scalable

September 21, 2006

CprE 583 – Reconfigurable Computing

Lect-10.9

## ••• Why Study?

- Original motivation – specialized accelerator for an application
- Model/goals is a close match to reconfigurable computing
- Target algorithms match
- Well-developed theory, techniques, and solutions
- One big difference – Kung's approach targeted custom silicon (not a reconfigurable fabric)
  - Compute elements needed to be more general


September 21, 2006

CprE 583 – Reconfigurable Computing

Lect-10.10

## ••• Common Systolic Structures

- One-dimensional linear array
- Two-dimensional mesh




September 21, 2006

CprE 583 – Reconfigurable Computing

Lect-10.11


## ••• Hexagonal Array



September 21, 2006

CprE 583 – Reconfigurable Computing

Lect-10.12



- ### Mapping Approach
- Allocate PEs
  - Schedule computation
    - Schedule PEs
    - Schedule data flow
  - Optimize
  - Available Transformations:
    - Preload repeated values
    - Replace feedback loops with registers
    - Internalize data flow
    - Broadcast common input
- September 21, 2006 CprE 583 – Reconfigurable Computing Lect-10.14

### Example – Finite Impulse Response

- A Finite Impulse Response (FIR) filter is a type of digital filter
  - Finite – response to an impulse eventually settles to zero
  - Requires no feedback

$$y_i = w_1 \cdot x_i + w_2 \cdot x_{i+1} + \dots + w_k \cdot x_{i+k-1}$$

$$= \sum_{j=1}^k w_j \cdot x_{i+j-1}$$

```

for (i=1; i<=n; i++)
  for (j=1; j <=k; j++)
    y[i] += w[j] * x[i+j-1];
  
```

September 21, 2006 CprE 583 – Reconfigurable Computing Lect-10.15

### FIR Attempt #1

- Parallelize the outer loop
 

```

for (i=1; i<=n; i++) in parallel
  for (j=1; j <=k; j++) sequential
    y[i] += w[j] * x[i+j-1];
      
```

September 21, 2006 CprE 583 – Reconfigurable Computing Lect-10.16

### FIR Attempt #1 (cont.)

- Broadcast common inputs
 

```

for (i=1; i<=n; i++) in parallel
  for (j=1; j <=k; j++) sequential
    y[i] += w[j] * x[i+j-1];
      
```

September 21, 2006 CprE 583 – Reconfigurable Computing Lect-10.17

### FIR Attempt #1 (cont.)

- Retime to eliminate broadcast
 

```


for (i=1; i<=n; i++) in parallel
  for (j=1; j <=k; j++) sequential
    y[i] += w[j] * x[i+j-1];
      
```

September 21, 2006 CprE 583 – Reconfigurable Computing Lect-10.18

### FIR Attempt #1 (cont.)

- Broadcast common values
 

```
for (i=1; i<=n; i++)    in parallel
  for (j=1; j <=k; j++) sequential
    y[i] += w[j] * x[i+j-1];
```




September 21, 2006 CprE 583 - Reconfigurable Computing Lect-10.19

### FIR Attempt #2

- Parallelize the inner loop
 

```
for (i=1; i<=n; i++)    sequential
  for (j=1; j <=k; j++) in parallel
    y[i] += w[j] * x[i+j-1];
```




September 21, 2006 CprE 583 - Reconfigurable Computing Lect-10.20

### FIR Attempt #2 (cont.)

- Internalize data flow
 

```
for (i=1; i<=n; i++)    sequential
  for (j=1; j <=k; j++) in parallel
    y[i] += w[j] * x[i+j-1];
```




September 21, 2006 CprE 583 - Reconfigurable Computing Lect-10.21

### FIR Attempt #2 (cont.)

- Allocation schedule
 

```
for (i=1; i<=n; i++)    sequential
  for (j=1; j <=k; j++) in parallel
    y[i] += w[j] * x[i+j-1];
```




September 21, 2006 CprE 583 - Reconfigurable Computing Lect-10.22

### FIR Attempt #2 (cont.)

- Preload repeated values
 

```
for (i=1; i<=n; i++)    sequential
  for (j=1; j <=k; j++) in parallel
    y[i] += w[j] * x[i+j-1];
```




September 21, 2006 CprE 583 - Reconfigurable Computing Lect-10.23

### FIR Attempt #2 (cont.)

- Broadcast common values
 

```
for (i=1; i<=n; i++)    sequential
  for (j=1; j <=k; j++) in parallel
    y[i] += w[j] * x[i+j-1];
```



September 21, 2006 CprE 583 - Reconfigurable Computing Lect-10.24



