••• CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University

Lecture #13 - FPGA Synthesis

••• Quick Points

- Upcoming Deadlines
 - Project proposals Sunday, October 8
 Not all groups accounted for
 - Midterm Thursday, October 12
 Assigned next week Tuesday (following conceptual review in class)
 - Short, not a homework
 - HW #3 Tuesday, October 17

CprE 583 - Re

Synthesis syn-the-sis (sin'thu-sis) n. – the combining of the constituent elements of separate material or abstract entities into a single or unified entity

- For hardware, the "abstract entity" is a circuit description
- "Unified entity" is a hardware implementation
- Hardware compilation (but not really)
 October 3, 2006
 CprE 563 Reconfigurable Computing

Lect-13.3

FPGA Synthesis

- The term "synthesis" has become overloaded in the FPGA world
- Examples:
 - System synthesis
 - Behavioral / high-level / algorithmic synthesis
 - RT-level synthesis
 - Logic synthesis
 - Physical synthesis
- Our usage: FPGA synthesis = behavioral synthesis + logic synthesis + physical synthesis

CprE 583 – Reconfigurable Com

Logic Synthesis

- Input Boolean description
- Goal to develop an optimized circuit representation based on the logic design
 - Boolean expressions are converted into a circuit representation (gates)
 - Takes into consideration speed/area/power requirements of the original design
- For FPGA, need to map to LUTs instead of logic gates (technology mapping)
 Core 93 - Reconstructed Convolte

•• Behavioral Synthesis

- Inputs
 - Control and data flow graph (CDFG)
 - Cell library
 - Ex: fast adder, slow adder, multiplier, etc.
 - Speed/area/power characteristics
 - Constraints
 - Total speed/area/power
- Output
 - Datapath and control to implement

























Configuration

- Once a design is implemented, you must create a file that the FPGA can understand
 - This file is called a bit stream: a BIT file (.bit extension)
- The BIT file can be downloaded directly to the FPGA, or can be converted into a PROM file which stores the programming information



Logic Synthesis

- Syntax-based translation
 - Translate HDL into logic directly (ab + ac)
 - Generally requires optimization
- Macros
 - Pre-designed logic
 - Generally identified by language features

CprE 583 - Red

- · Hard macro: includes placement
- · Soft macro: no placement

Logic Synthesis Phases Technology-independent optimizations Works on Boolean expression equivalent Estimates size based on number of literals Uses factorization, resubstitution, minimization to optimize logic Technology-independent phase uses simple delay models Technology-dependent optimizations

- · Maps Boolean expressions into a particular cell library
- · Mapping may take into account area, delay
- Allows more accurate delay models
- Transformation from technology-independent to technology-dependent is called library binding

CprE 583 – Reconfigurable Computing







- Don't know exact gate structure, but can estimate final network cost
 - Area estimated by number of literals (true or complement forms of variables)
 - Delay estimated by path length

October 3, 2006 CprE 583 – Reconfigurable Computing

Lect-13.2









Tasks in Behavioral Synthesis Scheduling – determines clock cycle on which each operation will occur Allocation – chooses which function units will execute which operations Data dependencies describe relationships between operations: x <= a + b; value of x depends on a, b High-level synthesis must preserve data dependencies

CprE 583 - Reconfig

October 3, 2006

 Data Flow Graphs 			
 Data flow graph (DFG) models data dependencies Does not require that operations be performed in a particular order 			
 Models operations in a basic block of a functional model—no conditionals 			
•	Requires single-assignment form		
	original code	single-assignment form	
	x <= a + b;	x1 <= a + b;	
	y <= a * c;	y <= a * c;	
	z <= x + d;	z <= x1 + d;	
	x <= y - d;	x2 <= y - d;	
	X <= X + C;	x3 <= x2 + c;	
October 3, 2006 CprE 583 – Reconfigurable Computing Lect-13.			Lect-13.30













Finding Schedules

- Two simple schedules:
 - As-soon-as-possible (ASAP) schedule puts every operation as early in time as possible
 - As-late-as-possible (ALAP) schedule puts every operation as late in schedule as possible
- Many schedules exist between ALAP and ASAP extremes

CprE 583 - Rec









