


CprE / ComS 583
Reconfigurable Computing

Prof. Joseph Zambreno
 Department of Electrical and Computer Engineering
 Iowa State University


Lecture #15 – Midterm Review


Project Proposals


- Group 1 – FPGA Implementation of Frequency-Domain Audio Effects Processor
- Five-band equalizer
- Frequency shifter




October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.2


Project Proposals (cont.)


- Group 2 – Transparent FPGA-Based Network Analyzer
- Layer I pass-through
- Layer II passive analyzer




October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.3


Project Proposals (cont.)


- Group 3 – FPGA-Based Library Design for Linear Algebra Applications
- Floating-point sparse matrix-vector multiplication
- Floating-point banded matrix-vector multiplication
- Floating-point lower-upper matrix decomposition




October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.4


Project Proposals (cont.)

- Group 4 – An Improved Approach of Configuration Compression for FPGA-Based Embedded Systems
- Improved compression algorithms
- LUT-reordering techniques



October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.5


Project Proposals (cont.)

- Others Projects:
 - Group 5 – FPGA Ternary Data Conversion
 - Group 6 – Analysis of Sobel Edge Detection Implementations
 - Group 7 – Design and Analysis of Artificial Neural Networks on FPGAs
- Reminders:
 - 11/16 – Project Updates (10 minutes)
 - 12/5-12/7 – Final Presentations (25 minutes)
 - 12/15 – Final Reports

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.6

Midterm Review

- Using the Silicon
 - MPP: A 3x3 grid of Processing Elements (PE) with a dollar sign (\$) below.
 - More Cache: A single PE connected to a large square representing cache, with a dollar sign (\$) below.
 - CISC: A PE connected to MMX, SSE, FFT, and AES blocks, with a dollar sign (\$) below.
 - Superscalar: A large grid of many small PEs with a dollar sign (\$) below.
 - Vector: A PE connected to a stack of PEs, with a dollar sign (\$) below.
 - Reconfigurable Processor: A PE connected to a Reconfigurable Fabric block, with a dollar sign (\$) below.

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.7

Computational Density (Qualitative)

Intel Pentium 4

Actel ProASIC

- FPGAs can complete more work per unit time than a processor or DSP:
 - Less instruction overhead
 - More active computation onto the same silicon area (allows for more parallelism)
 - Can control operations at the bit level (as opposed to word level)

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.8

Coupling in a Reconfigurable System

- Many places to put reconfigurable computing components
- Most implementations involve multiple discrete devices
- How should these devices be connected together?

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.9

Generic FPGA Architecture

- FPGA = Field-Programmable Gate Array
 - Input/Output Buffers (IOBs)
 - Configurable Logic Blocks (CLBs)
 - Programmable interconnect mesh

Island-style FPGA architecture

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.10

FPGA Technology

- Various FPGA programming technologies (Anti-fuse, (E)EPROM, Flash, SRAM):

- SRAM most popular

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.11

LUTs and Digital Logic

- k inputs $\rightarrow 2^k$ possible input values
- k -LUT corresponds to $2^k \times 1$ bit memory
 - Truth table is stored
 - 2^{2^k} possible functions – $O(2^{2^k} / k!)$ unique

$$F = A_0A_1A_2 + \bar{A}_0A_1\bar{A}_2 + \bar{A}_0\bar{A}_1\bar{A}_2$$

A_0	A_1	A_2	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	...	255
0	0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	...	1
0	0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	...	0
0	1	0	0	0	0	0	1	1	1	1	0	0	0	1	1	1	1	1	...	1
0	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	...	0
1	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	...	0
1	0	1	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	...	0
1	1	0	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0	...	0
1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	...	1

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.12

Architectural Issues [AhmRos04A]

- What values of N , I , and K minimize the following parameters?
 - Area
 - Delay
 - Area-delay product
- Assumptions
 - All routing wires length 4
 - Fully populated IMUX
 - Wiring is half pass transistor, half tri-state

October 10, 2006 CprE 583 - Reconfigurable Computing Lect-15.13

FPGA Arithmetic

- Traditional microprocessors, DSPs, etc. don't use LUTs
- Instead use a w -bit Arithmetic and Logic Unit (ALU)
 - Carry connections are hard-wired
 - No switches, no stubs, short wires

October 10, 2006 CprE 583 - Reconfigurable Computing Lect-15.14

FPGA Arithmetic (cont.)

- Hard-wired carry logic support

October 10, 2006 CprE 583 - Reconfigurable Computing Lect-15.15

Arithmetic (cont.)


- Carry save multiplication







October 10, 2006 CprE 583 - Reconfigurable Computing Lect-15.16

LUT-Based Constant Multipliers

$$\begin{array}{r}
 10101011 \\
 \times \text{NNNNNNNN} \\
 \hline
 \text{AAAAAAAAAAAA} \quad (N * 1011 \text{ (LSN)}) \\
 + \text{BBBBBBBBBBBB} \quad (N * 1010 \text{ (MSN)}) \\
 \hline
 \text{SSSSSSSSSSSSSSSS} \quad \text{Product}
 \end{array}$$


October 10, 2006 CprE 583 - Reconfigurable Computing Lect-15.17






Finite Impulse Response

- Sequential
 - Memory bandwidth per output – $2k+1$
 - $O(k)$ cycles per output
 - $O(1)$ hardware
- Systolic
 - Memory bandwidth per output – 2
 - $O(1)$ cycles per output
 - $O(k)$ hardware




October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.25

Matrix-Vector Product




October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.26

Circuit Netlist and Mapping



October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.27

Placing and Routing



October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.28

Next Steps


```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY implied IS
    PORT ( A, B : IN  STD_LOGIC ;
          AeqB : OUT STD_LOGIC ) ;
END implied ;


ARCHITECTURE Behavior OF implied IS
BEGIN
    PROCESS ( A, B )
    BEGIN
        IF A = B THEN
            AeqB <= '1' ;
        END IF ;
    END PROCESS ;
END Behavior ;
    
```

- VHDL / VHDL for Synthesis



October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.29

HW/SW Co-Design



October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.30

Multi-Context FPGAs

Context-1> configuration bits
Context-2> configuration bits
Context-3> configuration bits
Context-4> configuration bits

Memory Block containing Multiple Configurations

Hierarchy 1
Memory
Lookup Table
Array Element
4-input Lookup Table

Hierarchy 2
Array Element
Array Element
Array Element
Array Element
Array Element
Array Element
Array Element
Array Element
Subarray
4x4 composition of Array Element

Hierarchy 3
Input/Output Pads
CrossBar
SubArray
CrossBar
SubArray
CrossBar
SubArray
CrossBar
SubArray
CrossBar
SubArray
CrossBar
SubArray
CrossBar
SubArray
CrossBar
SubArray
CrossBar
Input/Output Pads
Full FPGA
3x3 Composition of subarrays with Programmable CrossBar

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.31

Function Unit Architectures

- RaPID: Reconfigurable Pipelined Datapath
- Linear array of function units
 - Function type determined by application
- Function units are connected together as needed using segmented buses
- Data enters the pipeline via input streams and exits via output streams

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.32

High-Level Compilation

```

graph TD
    C[C Program] --> SUIF[SUIF frontend]
    SUIF --> Partitioner[HW / SW Partitioner]
    Partitioner --> SUIFtoGCC[SUIF to GCC]
    Partitioner --> CtoRTL1[C to RTL VHDL/Verilog]
    Partitioner --> CtoRTL2[C to RTL VHDL/Verilog]
    SUIFtoGCC --> GCC[GCC compiler for embedded]
    GCC --> Object[Object code for Embedded (SA)]
    CtoRTL1 --> VHDLtoFPGA[VHDL to FPGA Synthesis]
    VHDLtoFPGA --> Binaries[Binaries for FPGAs (Xilinx)]
    CtoRTL2 --> VHDLtoASIC[VHDL to ASIC Synthesis]
    VHDLtoASIC --> Chip[Chip layouts (0.18u TSMC)]
    C --> Libraries[C Libraries on various Targets]
  
```

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.33

Other Topics?

- Second course survey next week
- Provide general feedback, suggest additional topics

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.34

Midterm Exam

- Three questions
 - Review
 - Analysis
 - Extension
- Any paper mentioned in class is fair game
- Due in 48 hours (10/12 – 2:00pm)
 - No class on Thursday!
- Some restrictions:
 - Work alone
 - Can ask if something is unclear (“what does this mean?” questions, not “how do I do this?” questions)
 - No late submissions – strict WebCT deadline

October 10, 2006 CprE 583 – Reconfigurable Computing Lect-15.35