CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University

Lecture #16 - Introduction to VHDL I

Quick Points

- · Midterm was a semi-success
 - Right time estimate, wrong planet (Pluto?)Everyone did OK
- HW #3 extended to Thursday, 10/18 (12:00pm)
- Resources for the next couple of weeks
- Sundar Rajan, Essential VHDL: RTL Synthesis Done Right, 1997.
- Will add some VHDL links to CprE 583 web page sometime this week
 CprE 583 Reconfigurable Computing



•••	VHDL v. Verilog				
	VHDL	Verilog			
	Government Developed	Commercially Developed			
	Ada based	C based			
	Strongly Type Cast	Mildly Type Cast			
	Difficult to learn	Easier to Learn			
	More Powerful	Less Powerful			
October 16, 2006 CprE 583 – Reconfigurable Computing Lect-16.4					



•• Outline

- Introduction
- VHDL Fundamentals
- Design Entities
- Libraries

October 16, 2006

- · Logic, Wires, and Buses
- VHDL Design Styles
- Introductory Testbenches































•••	STD_LOGIC Demystified	1
	LIBRARY ieee;	
	USE ieee.std_logic_1164.all;	
	ENTITY nand_gate IS PORT(a : IN STD_LOGIC; b : IN STD_LOGIC; z : OUT STD_LOGIC); END nand_gate;	- Hmm?
	ARCHITECTURE model OF nand_gate IS	
	BEGIN	
	z <= a NAND b;	
	END model;	
Octobe	ar 16, 2006 CprE 583 – Reconfigurable Computing	Lect-16.22

•	STD_LOGIC Demystified (cont.)						
	Value	Meaning					
	'X'	Forcing (Strong driven) Unknown					
	'0'	Forcing (Strong driven) 0					
	'1'	Forcing (Strong driven) 1					
	ʻZ'	High Impedance					
	'W'	Weak (Weakly driven) Unknown					
	'L'	Weak (Weakly driven) 0. Models a pull down.					
	'H'	Weak (Weakly driven) 1. Models a pull up.					
	·_'	Don't Care					
	October 16, 2006	CprE 583 – Reconfigurable Computing Lect-16.2					

•••	Res	solvi	ng L	ogic	Lev	els			
		x	0	1	z	W	L	н	-
	x	x	х	х	х	х	х	х	х
	0	x	0	х	0	0	0	0	х
	1	x	х	1	1	1	1	1	х
	Z	x	0	1	Z	W	L	н	х
	W	x	0	1	W	W	W	W	х
	L	x	0	1	L	W	L	W	х
	н	x	0	1	н	W	W	н	х
	-	x	х	х	х	х	х	х	х
October	16, 2006		с	prE 583 – Re	configurable C	Computing			Lect-16.24



SIGNAL a: STD_LOGI	C;
SIGNAL b: STD_LOGI	C_VECTOR(3 DOWNTO 0);
SIGNAL c: STD_LOGI	C_VECTOR(3 DOWNTO 0);
SIGNAL d: STD_LOGI	C_VECTOR(7 DOWNTO 0);
SIGNAL e: STD_LOGI	C_VECTOR(15 DOWNTO 0);
SIGNAL f: STD_LOGI	C_VECTOR(8 DOWNTO 0);
a <= `1';	
b <= "0000";	Binary base assumed by default
c <= B"0000";	Binary base explicitly specified
d <= "0110_0111";	To increase readability
e <= X"AF67";	Hexadecimal base
f <= 0"723";	Octal base





















••• Testbench Definition

October 16, 2006

- Testbench applies stimuli (drives the inputs) to the Design Under Test (DUT) and (optionally) verifies expected outputs
- The results can be viewed in a waveform window or written to a file
- Since Testbench is written in VHDL, it is not restricted to a single simulation tool (portability)
- The same *Testbench* can be easily adapted to test different implementations (i.e. different *architectures*) of the same design

CprE 583 - Reconfigurable Comp

Lect-16.37

Testbench Anatomy ENTITY tb IS -TB entity has no ports END tb; ARCHITECTURE arch_tb OF tb IS --Local signals and constants COMPONENT TestComp --All DUT component declarations PORT (); END COMPONENT; _____ BEGIN testSequence: **PROCESS** -- Input stimuli END PROCESS; DUT:TestComp PORT MAP(); -- Instantiations of DUTs **END** arch_tb; October 16, 2006 CprE 583 - Reconfigurable Computing Lect-16.38













•••	Loop Statement					
Loop Statement						
	FOR <i>i</i> IN range LOOP statements END LOOP;					
 Repeats a Section of VHDL Code Example: process every element in an array in the same way 						
Octobe	r 16, 2006 CprE 583 – Reconfigurable Computing L	ect-16.45				

•••	Loop Statement Example	
	Testing: PROCESS BEGIN test_vector<="000"; FOR i IN 0 TO 7 LOOP WAIT FOR 10 ns; test_vector<=test_vector+"00 END LOOP; END PROCESS;	01";
October	16, 2006 CprE 583 – Reconfigurable Computing	Lect-16.46

