

CprE / ComS 583

Reconfigurable Computing

Prof. Joseph Zambreno
 Department of Electrical and Computer Engineering
 Iowa State University

Lecture #17 – Introduction to VHDL II

Quick Points

- Midterm course evaluation form available on WebCT
- HW #4 – VHDL for synthesis
 - Due Thursday, November 2 (12:00pm)
 - Work with your project group

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.2

Recap – PROCESS Block

- List of signals to which the process is sensitive
- Whenever there is an event on any of the signals in the sensitivity list, the process fires
- Every time the process fires, it will run in its entirety
- WAIT statements are NOT allowed in a processes with sensitivity list

```
label: process (sensitivity list)
       declaration part
begin
       statement part
end process;
```

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.3

Processes in VHDL


- Processes describe sequential behavior
- Processes in VHDL are very powerful statements
 - Allow to define an arbitrary behavior that may be difficult to represent by a real circuit
 - Not every process can be synthesized
- **Use processes with caution in the code to be synthesized**
- **Use processes freely in testbenches**

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.4

Mixed Style Modeling



October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.5

Design Exercise

- Create the entity declaration for some component of your final project
 - Names, ports, signal types
 - Just the structure

```

ENTITY entity_name IS
  PORT (
    port_name : signal_mode signal_type;
    port_name : signal_mode signal_type;
    .....
    port_name : signal_mode signal_type);
END entity_name;
  
```

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.6

Outline

- Recap
- Dataflow Style
 - Logic Gates
 - Decoders / Encoders
 - Arithmetic Functions
- A Structural Example
- Behavioral Style
 - Registers
 - Counters

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.7

Dataflow VHDL

- All concurrent statements
- Major instructions:
 - Concurrent signal assignment (\leftarrow)
 - Conditional concurrent signal assignment (when-else)
 - Selected concurrent signal assignment (with-select-when)
 - Generate scheme for equations (for-generate)

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.8

Dataflow Example – Full Adder

```
ENTITY fulladd IS
  PORT ( x    : IN    STD_LOGIC ;
         y    : IN    STD_LOGIC ;
         cin  : IN    STD_LOGIC ;
         s    : OUT   STD_LOGIC ;
         cout : OUT   STD_LOGIC ) ;
END fulladd ;

ARCHITECTURE dataflow OF fulladd IS
BEGIN
  s <= x XOR y XOR cin ;
  cout <= (x AND y) OR (cin AND x) OR (cin AND y) ;
END dataflow ;
```

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.9

Logical Operators

- AND, OR, NAND, NOR, XOR, NOT, XNOR
- Only NOT has order of precedence
- Otherwise, no implied precedence
- Example: $y = ab + cd$
 - $y \leftarrow a \text{ AND } b \text{ or } c \text{ AND } d$; -- Equivalent to
 - $y \leftarrow ((a \text{ AND } b) \text{ OR } c) \text{ AND } d$; -- Equivalent to
 - $y = (ab + c)d$

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.10

Arithmetic Operators

- For basic arithmetic operators on std_logic types, use the IEEE libraries
- Standard addition, subtraction, multiplication

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;  -- or std_logic_signed.all

signal A : STD_LOGIC_VECTOR(3 downto 0);
signal B : STD_LOGIC_VECTOR(3 downto 0);
signal C : STD_LOGIC_VECTOR(3 downto 0);
.....
C <= A + B;
```

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.11

16-bit Addition

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.std_logic_unsigned.all ;

ENTITY adder16 IS
  PORT ( Cin      : IN    STD_LOGIC ;
         X, Y    : IN    STD_LOGIC_VECTOR(15 DOWNTO 0) ;
         S       : OUT   STD_LOGIC_VECTOR(15 DOWNTO 0) ;
         Cout    : OUT   STD_LOGIC ) ;
END adder16 ;

ARCHITECTURE Dataflow OF adder16 IS
  SIGNAL Sum : STD_LOGIC_VECTOR(16 DOWNTO 0) ;
BEGIN
  Sum <= ('0' & X) + Y + Cin ;
  S <= Sum(15 DOWNTO 0) ;
  Cout <= Sum(16) ;
END Dataflow ;
```

October 18, 2006


CprE 583 – Reconfigurable Computing

Lect-17.12

Conditional Signal Assignment

When - Else

```
target_signal <= value1 when condition1 else
    value2 when condition2 else
    ...
    valueN-1 when conditionN-1 else
    valueN;
```



October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.13

2:1 Multiplexer

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux2to1 IS
    PORT (w0, w1, s : IN STD_LOGIC;
          f         : OUT STD_LOGIC);
END mux2to1;

ARCHITECTURE dataflow OF mux2to1 IS
BEGIN
    f <= w0 WHEN s = '0' ELSE w1;
END dataflow;
```

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.14

Priority Encoder

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
```

```
ENTITY priority IS
    PORT (w : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
          y : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
          z : OUT STD_LOGIC);
END priority;

ARCHITECTURE dataflow OF priority IS
BEGIN
    y <= "11" WHEN w(3) = '1' ELSE
        "10" WHEN w(2) = '1' ELSE
        "01" WHEN w(1) = '1' ELSE
        "00";
    z <= '0' WHEN w = "0000" ELSE '1';
END dataflow;
```

October 18, 2006


CprE 583 – Reconfigurable Computing

Lect-17.15

Selected Signal Assignment

With -Select-When

```
with choice_expression select
    target_signal <= expression1 when choices_1,
    expression2 when choices_2,
    ...
    expressionN when choices_N;
```



October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.16

4:1 Multiplexer

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux4to1 IS
    PORT (w0, w1, w2, w3 : IN STD_LOGIC;
          s             : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
          f             : OUT STD_LOGIC);
END mux4to1;

ARCHITECTURE dataflow OF mux4to1 IS
BEGIN
    WITH s SELECT
        f <= w0 WHEN "00",
        w1 WHEN "01",
        w2 WHEN "10",
        w3 WHEN OTHERS;
END dataflow;
```

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.17

Generate Statements

- A way to simplify a pattern of concurrent statements
- Can't do regular FOR...LOOP in dataflow







For - Generate

```
label: FOR identifier IN range GENERATE
    BEGIN
        {Concurrent Statements}
    END GENERATE;
```

October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.18




Behavioral Flip Flop

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY flipflo IS
  PORT ( D, Clock : IN STD_LOGIC ;
         Q : OUT STD_LOGIC );
END flipflo;

ARCHITECTURE Behavior_1 OF flipflo IS
BEGIN
  PROCESS ( Clock )
  BEGIN
    IF Clock'EVENT AND Clock = '1' THEN
      Q <= D;
    END IF ;
  END PROCESS ;
END Behavior_1 ;
  
```



Truth table		
Clk	D	Q(t+1)
↑	0	0
↑	1	1
0	-	Q(t)
1	-	Q(t)

October 18, 2006

CprE 583 – Reconfigurable Computing


Lect-17.25

N-bit Register with Reset

```

ENTITY regn IS
  GENERIC ( N : INTEGER := 16 );
  PORT ( D : IN STD_LOGIC_VECTOR(N-1 DOWNTO 0) ;
          Resetn, Clock : IN STD_LOGIC ;
          Q : OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0) );
END regn;

ARCHITECTURE Behavior OF regn IS
BEGIN
  PROCESS ( Resetn, Clock )
  BEGIN
    IF Resetn = '0' THEN
      Q <= (OTHERS => '0');
    ELSIF Clock'EVENT AND Clock = '1' THEN
      Q <= D;
    END IF ;
  END PROCESS ;
END Behavior;
  
```



October 18, 2006

CprE 583 – Reconfigurable Computing


Lect-17.26

4-bit Up-Counter with Reset

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY upcount IS
  PORT ( Clock, Resetn, Enable : IN STD_LOGIC ;
         Q : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END upcount;
  
```



October 18, 2006


CprE 583 – Reconfigurable Computing

Lect-17.27

4-bit Up-Counter with Reset (cont.)

```

ARCHITECTURE Behavior OF upcount IS
  SIGNAL Count : STD_LOGIC_VECTOR (3 DOWNTO 0);
BEGIN
  PROCESS ( Clock, Resetn )
  BEGIN
    IF Resetn = '0' THEN
      Count <= "0000";
    ELSIF (Clock'EVENT AND Clock = '1') THEN
      IF Enable = '1' THEN
        Count <= Count + 1;
      END IF ;
    END PROCESS ;
    Q <= Count;
  END Behavior;
  
```




October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.28

Shift Register With Parallel Load



October 18, 2006

CprE 583 – Reconfigurable Computing


Lect-17.29

Shift Register With Load (cont.)

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY shift4 IS
  PORT ( D : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
          Enable : IN STD_LOGIC ;
          Load : IN STD_LOGIC ;
          Sin : IN STD_LOGIC ;
          Clock : IN STD_LOGIC ;
          Q : BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0) );
END shift4;
  
```




October 18, 2006

CprE 583 – Reconfigurable Computing

Lect-17.30

Shift Register With Load (cont.)

```
ARCHITECTURE Behavior_1 OF shift4 IS
BEGIN
    PROCESS (Clock)
    BEGIN
        IF Clock'EVENT AND Clock = '1' THEN
            IF Load = '1' THEN
                Q <= D;
            ELSIF Enable = '1' THEN
                Q(0) <= Q(1);
                Q(1) <= Q(2);
                Q(2) <= Q(3);
                Q(3) <= Sin;
            END IF;
        END IF;
    END PROCESS;
END Behavior_1;
```



October 18, 2006

CprE 583 – Reconfigurable Computing

Lec-17.31