



CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno
Department of Electrical and Computer Engineering
Iowa State University

Lecture #20 – Retiming

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.2



Quick Points

- HW #4 due Thursday at 12:00pm
- Midterm, HW #3 graded by Wednesday
- Upcoming deadlines:
 - November 16 – project status updates
 - December 5,7 – project final presentations
 - December 15 – project write-ups due

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.2



Recap – Variables

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY Numbits IS
  PORT ( X      : IN  STD_LOGIC_VECTOR(1 TO 3) ;
        Count  : OUT INTEGER RANGE 0 TO 3) ;
END Numbits ;

```

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.3



Variables – Example

```

ARCHITECTURE Behavior OF Numbits IS
BEGIN
  PROCESS(X) – count the number of bits in X equal to 1
    VARIABLE Tmp: INTEGER;
  BEGIN
    Tmp := 0;
    FOR i IN 1 TO 3 LOOP
      IF X(i) = '1' THEN
        Tmp := Tmp + 1;
      END IF;
    END LOOP;
    Count <= Tmp;
  END PROCESS;
END Behavior ;

```

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.4



Variables – Features

- Can only be declared within processes and subprograms (functions & procedures)
- Initial value can be explicitly specified in the declaration
- When assigned take an assigned value immediately
- Variable assignments represent the desired behavior, not the structure of the circuit
- Should be avoided, or at least used with caution in a synthesizable code

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.5



Variables vs. Signals

```

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;

ENTITY test_delay IS
  PORT(
    clk : IN STD_LOGIC;
    in1, in2 : IN STD_LOGIC;
    var1_out, var2_out : OUT STD_LOGIC;
    sig1_out : BUFFER STD_LOGIC;
    sig2_out : OUT STD_LOGIC
  );
END test_delay;

```

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.6

Variables vs. Signals (cont.)

```

ARCHITECTURE behavioral OF test_delay IS
BEGIN
  PROCESS(clk) IS
    VARIABLE var1, var2: STD_LOGIC;
  BEGIN
    if (rising_edge(clk)) THEN
      var1 := in1 AND in2;
      var2 := var1;

      sig1_out <= in1 AND in2;
      sig2_out <= sig1_out;
    END IF;

    var1_out <= var1;
    var2_out <= var2;
  END PROCESS;
END behavioral;


```

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.7

Simulation Result



October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.8

Assert Statements

- Assert is a **non-synthesizable** statement whose purpose is to write out messages on the screen when problems are found during simulation
- Depending on the **severity of the problem**, the simulator is instructed to continue simulation or halt
- Syntax:
 - ASSERT condition [REPORT "message"] [SEVERITY severity_level];
 - The message is written when the condition is FALSE
 - Severity_level can be: Note, Warning, Error (default), or Failure

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.9

Array Attributes

A'left(N)	left bound of index range of dimension N of A
A'right(N)	right bound of index range of dimension N of A
A'low(N)	lower bound of index range of dimension N of A
A'high(N)	upper bound of index range of dimension N of A
A'range(N)	index range of dimension N of A
A'reverse_range(N)	index range of dimension N of A
A'length(N)	length of index range of dimension N of A
A'ascending(N)	true if index range of dimension N of A is an ascending range, false otherwise

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.10

Subprograms

- Include **functions** and **procedures**
- Commonly used pieces of code
- Can be placed in a library, and then reused and shared among various projects
- Use only sequential statements, the same as processes
- Example uses:
 - Abstract operations that are repeatedly performed
 - Type conversions

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.11

Functions – Basic Features

- Always return a single value as a result
- Are called using formal and actual parameters the same way as components
- Never modify parameters passed to them
- Parameters can only be constants (including generics) and signals (including ports);
- Variables are not allowed; the default is a CONSTANT
- When passing parameters, no range specification should be included (for example no RANGE for INTEGERS, or TO/DOWNTO for STD_LOGIC_VECTOR)
- Are always used in some expression, and not called on their own

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.12

Function Syntax and Example

```
FUNCTION function_name (<parameter_list>
RETURN data_type IS
  [declarations]
BEGIN
  (sequential statements)
END function_name;
```

```
FUNCTION f1
(a, b: INTEGER; SIGNAL c: STD_LOGIC_VECTOR)
RETURN BOOLEAN IS
BEGIN
  (sequential statements)
END f1;
```

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.13

Procedures – Basic Features

- Do not return a value
- Are called using formal and actual parameters the same way as components
- May modify parameters passed to them
- Each parameter must have a mode: IN, OUT, INOUT
- Parameters can be constants (including generics), signals (including ports), and variables
- The default for inputs (mode in) is a constant, the default for outputs (modes out and inout) is a variable
- When passing parameters, range specification should be included (for example RANGE for INTEGERS, and TO/DOWNTO for STD_LOGIC_VECTOR)
- Procedure calls are statements on their own

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.14

Procedure Syntax and Example

```
PROCEDURE procedure_name (<parameter_list>) IS
  [declarations]
BEGIN
  (sequential statements)
END procedure_name;
```

```
PROCEDURE p1
(a, b: in INTEGER; SIGNAL c: out STD_LOGIC)
  [declarations]
BEGIN
  (sequential statements)
END p1;
```

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.15

Outline

- Recap
- Retiming
 - Performance Analysis
 - Transformations
 - Optimizations
- Covering + Retiming

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.16

Problem

- **Given:** clocked circuit
- **Goal:** minimize clock period without changing (observable) behavior
- *i.e.* minimize maximum delay between any pair of registers
- **Freedom:** move placement of internal registers

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.17

Other Goals


- Minimize number of registers in circuit
- Achieve target cycle time
- Minimize number of registers while achieving target cycle time

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.18

Simple Example



Path Length (L) = 4

Can we do better?


October 31, 2006

CprE 583 - Reconfigurable Computing

Lect-20.19

Legal Register Moves

- Retiming Lag/Lead




October 31, 2006


CprE 583 - Reconfigurable Computing

Lect-20.20

Canonical Graph Representation



Observable I/O



Separate arch for each path

Weight edges by number of registers


(weight nodes by delay through node)

October 31, 2006


CprE 583 - Reconfigurable Computing

Lect-20.21

Critical Path Length



Observable I/O



Critical Path: Length of longest path of zero weight nodes

Compute in $O(|E|)$ time by levelizing network:


Topological sort, push path lengths forward until find register.

October 31, 2006

CprE 583 - Reconfigurable Computing

Lect-20.22

Retiming Lag/Lead



Retiming: Assign a lag to every vertex

$$\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e))$$

October 31, 2006

CprE 583 - Reconfigurable Computing

Lect-20.23

Valid Retiming

- Retiming is valid as long as:

- $\forall e$ in graph

- $\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e)) \geq 0$

- Assuming original circuit was a valid synchronous circuit, this guarantees:

- Non-negative register weights on all edges
 - No traveling backward in time :-)
- All cycles have strictly positive register counts
- Propagation delay on each vertex is non-negative (assumed 1 for today)

October 31, 2006

CprE 583 - Reconfigurable Computing

Lect-20.24

Retiming Task

- Move registers \equiv assign lags to nodes
 - Lags define all locally legal moves
- Preserving non-negative edge weights
 - (previous slide)
 - Guarantees collection of lags remains consistent globally

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.25

Optimal Retiming


- There is a retiming of
 - graph G
 - w/ clock cycle c
 - iff $G-1/c$ has no cycles with negative edge weights
- $G-\alpha \equiv$ subtract α from each edge weight

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.26

$G-1/c$



October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.27

Intuition

- Must have at most c delay between every pair of registers
- So, count $1/c$ 'th charge against register for every delay without out
 - (G provides credit of 1 register every time one passed)

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.28

Compute Retiming


- $Lag(v) =$ shortest path to I/O in $G-1/c$
- Compute shortest paths in $O(|V||E|)$
 - Bellman-Ford
 - also use to detect negative weight cycles when c too small

October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.29

Apply to Example




October 31, 2006



CprE 583 – Reconfigurable Computing

Lect-20.30

●●● | Apply: Find Lags





●●● | Apply: Move Registers





$$\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e))$$

●●● | Apply: Retimed




●●● | Apply: Retimed Design




●●● | Pipelining

- Can use this retiming to pipeline
- Assume have enough (infinite supply) of registers at edge of circuit
- Retime them into circuit
- See [WeaMar03A] for details

●●● | Cover + Retiming – Example



●●● | Cover + Retiming – Example (cont.)




October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.37

●●● | Example: Retimed




October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.38

●●● | Example: Retimed (cont.)




October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.39

●●● | Basic Observation

- Registers break up circuit, limiting coverage
 - fragmentation
 - prevent grouping



October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.40

●●● | Phase Ordering Problem

- General problem we've seen before
 - E.g. placement – don't know where connected neighbors will be if unplaced
 - Don't know effect/results of other mapping step
- In this case
 - Don't know delay (what can be packed into LUT) if retime first
 - If not retime first
 - fragmentation: forced breaks at bad places


October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.41

●●● | Observation #1

- Retiming flops to input of (fanout free) subgraph is trivial (and always doable)
 - Can cover *ignoring* flop placement
 - Then retime LUTs to input




October 31, 2006

CprE 583 – Reconfigurable Computing

Lect-20.42

Fanout Problem?




Can I use the same trick here?

October 31, 2006


CprE 583 - Reconfigurable Computing

Lect-20.43

Fanout Problem? (cont.)



Cannot retime without replicating



Replicating increase I/O (so cut size)

October 31, 2006

CprE 583 - Reconfigurable Computing

Lect-20.44

Summary

- Can move registers to minimize cycle time
- Formulate as a lag assignment to every node
- Optimally solve cycle time in $O(|V||E|)$ time

- Can optimally solve
 - LUT map for delay
 - Retiming for minimum clock period
 - Solving separately does not give optimal solution to problem

October 31, 2006

CprE 583 - Reconfigurable Computing

Lect-20.45