









CprE 583 - Re













•••	Bei 23 I	nchmarl MCNC cii	k Set									
<ul> <li>Area mapped with SIS and Chortle</li> </ul>												
	Circuit	Mapped LUTs	Path Lenath	Circuit	Mapped LUTs	Path Lenath						
	5xp1	46	10	des	1267	13						
	9svm	123	7	e64	230	9						
	9symml	108	8	f51m	45	17						
	C499	85	10	misex1	20	6						
	C880	176	21	misex2	38	8						
	alu2	169	19	rd73	105	10						
	apex6	248	9	rd84	150	9						
	apex7	77	7	rot	293	16						
	b9	46	7	sao2	73	9						
	clip	121	9	vg2	60	9						
	cordic	367	13	z4ml	8	7						
	count	46	16									
Novem	ber 9, 2006		CprE 583 – Reconfi	gurable Com	outing	Lect-23	3.13					























## ••• DP-FPGA Technology Mapping

- Ideal case would be if all datapath divisible by 4, no "irregularities"
- Area improvement includes logic values only
- Shift logic included

Clast	Į.		\$	Ĩ	
	927	M	л	200	14
	<b>ന</b>	LØN	19	146	21
energie -	548	161	19	255	24
iler:	291	L MA	-	54	บ
ijaile:	36		12	348	24
inimi.	uia	9	38	•	24
	*	L	49		ម
-	710		38	36	24
06	с	prE 583 – Reconfigu	rable Comput	ing	









## ••• MATRIX

- Dehon and Mirsky -> MIT
- 2-dimensional array of ALUs
- Each Basic Functional Unit contains "processor" (ALU + SRAM)
- Ideal for systolic and VLIW computation
- 8-bit computation

per 9, 2006

• Forerunner of SiliconSpice product

CprE 583 - Reconfig

Lect-23.3









## ••• Chess

er 9, 2006

- HP Labs Bristol, England
- 2-D array similar to Matrix
- Contains more "FPGA-like" routing resources
- No reported software or application results

CprE 583 - Recon

• Doesn't support incremental compilation

Lect-23.37













## ••• Summary

November 9, 2006

- Architectures moving in the direction of coarse-grained blocks
- Latest trend is functional pipeline
- Communication determined at compile time

Lect-23.4

• Software support still a major issue

CprE 583 - Rec