CprE / ComS 583 Reconfigurable Computing

Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University

Lecture #24 - Reconfigurable Coprocessors

• • Quick Points


- · Unresolved course issues
 - · Gigantic red bug
 - · Ghost inside Microsoft PowerPoint



- · This Thursday, project status updates
 - 10 minute presentations per group + questions
 - Combination of Adobe Breeze and calling in to teleconference
 - More details later today


November 14, 2006


CprE 583 - Reconfigurable Computing



Cherepacha/Lewis - U. Toronto

Recap — RaPiD Segmented linear architecture All RAMs and ALUs are pipelined Bus connectors also contain registers Adatapath Adatapath





Outline

- Recap
- · Reconfigurable Coprocessors
 - Motivation
 - Compute Models
 - Architecture
 - Examples

November 14, 2006

CprE 583 - Reconfigurable Computing

l act-24.7

• • Overview

- Processors efficient at sequential codes, regular arithmetic operations
- FPGA efficient at fine-grained parallelism, unusual bit-level operations
- Tight-coupling important: allows sharing of data/control
- Efficiency is an issue:
 - Context-switches
 - Memory coherency
 - Synchronization

November 14, 2006

CprE 583 - Reconfigurable Computing

Lact-24.8

Compute Models

- I/O pre/post processing
- · Application specific operation
- Reconfigurable Co-processors
 - Coarse-grained
 - Mostly independent
- Reconfigurable Functional Unit
 - · Tightly integrated with processor pipeline
 - · Register file sharing becomes an issue

November 14, 200

CprE 583 – Reconfigurable Computing

••• Instruction Augmentation

- Processor can only describe a small number of basic computations in a cycle
 - I bits -> 2^I operations
- Many operations could be performed on 2 W-bit words
- ALU implementations restrict execution of some simple operations

• e. g. bit reversal

Swap bit positions $\begin{bmatrix} a_{31} & a_{30} & \dots & a_0 \\ \\ b_{31} & b_0 \end{bmatrix}$

-- 44 0000

CprE 583 – Reconfigurable Computing

••• Instruction Augmentation (cont.)

- Provide a way to augment the processor instruction set for an application
- Avoid mismatch between hardware/software
- Fit augmented instructions into data <u>and</u> control stream
- Create a functional unit for augmented instructions
- Compiler techniques to identify/use new functional unit

November 14, 2006

CprE 583 – Reconfigurable Computing

Lect-24.11

"First" Instruction Augmentation

- PRISM
 - Processor Reconfiguration through Instruction Set Metamorphosis
- PRISM-I
 - 68010 (10MHz) + XC3090
 - can reconfigure FPGA in one second!
 - 50-75 clocks for operations

November 14, 2006

CprE 583 – Reconfigurable Computing


Lect-24.12


PRISM-1 Results Function Description (input bytes / output bytes) Calculates the hamming metric. Compilation % Utilization of Time (mins) a XC3090 FPGA Speed-up Factor Hamming(x,y) (4/2) Bit-reversal function. Bitrev(x) 26 scadable 4-input N-Net function 52% 12 (4/4) Multiply/accumulate function. MultAccm(x,y) 11 58% 2.9 (4/4)LogicEv(x) gic simulation engine function 12 40% 18 (4/4) Error correction coder/decoder. ECC(x,y) 24 (3/2) Find first '1' in input. Find first 1(x) 11% 42 (4/1) 5-section piecewise linear seg. (4/4) Computes base-2 A*log(x). Piecewise(x) 24 77% 5.1 ALog2(x) (4/4)CprE 583 - Reconf


PRISM Architecture FPGA on bus Access as memory mapped peripheral Explicit context management Some software discipline for use


• ...not much of an "architecture" presented to user


ovember 14, 2006 CprE 583 – Reconfigurable Computing Lect-24.14
































••• PRISC/Chimaera vs. Garp

- Prisc/Chimaera
 - · Basic op is single cycle: expfu
 - No state
 - Could have multiple PFUs
 - Fine grained parallelism
 - Not effective for deep pipelines
- Garp
 - Basic op is multi-cycle gaconfig
 - · Effective for deep pipelining
 - Single array
 - Requires state swapping consideration

November 14, 200


CprE 583 - Reconfigurable Computing

VLIW/microcoded Model

- · Similar to instruction augmentation
- Single tag (address, instruction)
 - Controls a number of more basic operations
- Some difference in expectation
 - Can sequence a number of different tags/operations together

mber 14, 2006 CprE 583 – Reconfigurable Comput

REMARC Array of "nanoprocessors" 16b, 32 instructions each VLIW like execution, global sequencer Coprocessor interface (similar to GARP) No direct array⇔memory November 14, 2006 Cpt 583 - Reconfiguration Company Company Company Bus Interface Unit



••• Common Theme

- To overcome instruction expression limits:
 - Define new array instructions. Make decode hardware slower / more complicated
 - Many bits of configuration... swap time. An issue -> recall tips for dynamic reconfiguration
- Give array configuration short "name" which processor can call out
- · Store multiple configurations in array
- · Access as needed (DPGA)

November 14, 2006

CorF 583 - Reconfigurable Computing

.

• • Observation

- · All coprocessors have been single-threaded
 - Performance improvement limited by application parallelism
- Potential for task/thread parallelism
 - DPGA
 - Fast context switch
- Concurrent threads seen in discussion of IO/stream processor
- Added complexity needs to be addressed in software

November 14, 2006

CprE 583 – Reconfigurable Computing

Parallel Computation

• What would it take to let the processor and FPGA run in parallel?

Modern Processors

Deal with:

- · Variable data delays
- · Dependencies with data
- Multiple heterogeneous functional units Via:
- · Register scoreboarding
- Runtime data flow (Tomasulo)

November 14, 20

CprE 583 – Reconfigurable Computing

••• OneChip

- Want array to have direct memory
 →memory
 operations
- · Want to fit into programming model/ISA
 - Without forcing exclusive processor/FPGA operation
 - Allowing decoupled processor/array execution
- Key Idea:
 - FPGA operates on memory→memory regions
 - · Make regions explicit to processor issue
 - Scoreboard memory blocks

November 14, 200

CprE 583 – Reconfigurable Computing

Lect-24.34

OneChip Pipeline Wickson Wic

OneChip Instructions

- Basic Operation is:
 - FPGA MEM[Rsource]→MEM[Rdst]
 - block sizes powers of 2

 opcode
 FPGA function
 miss. Resource
 R_{dest}
 source block size
 destination block size

 6
 4
 2
 5
 5
 5
 5
 5

- Supports 14 "loaded" functions
 - DPGA/contexts so 4 can be cached
- Fits well into soft-core processor model

November 14, 200

rE 583 – Reconfigurable Computing

Lect-24.36

••• OneChip (cont.)

- Basic op is: FPGA MEM→MEM
- · No state between these ops
- · Coherence is that ops appear sequential
- Could have multiple/parallel FPGA Compute units
 - Scoreboard with processor and each other
- Single source operations?
- · Can't chain FPGA operations?

November 14, 200

CorF 583 - Reconfigurable Computing

l act-24 37

OneChip Extensions

- FPGA operates on certain memory regions only
- · Makes regions explicit to processor issue
- Scoreboard memory blocks

Proc 0x0 0x10000

Indicates usage of data pages like virtual memory system!

vember 14, 2006

Reconfigurable Computing L

Compute Model Roundup

- Interfacing
- IO Processor (Asynchronous)
- Instruction Augmentation
 - PFU (like FU, no state)
 - Synchronous Coprocessor
 - VLIW
 - Configurable Vector
- Asynchronous Coroutine/coprocessor
- Memory pmemory coprocessor


November 14, 200

CprE 583 - Reconfigurable Computing

. . . .


••• Shadow Registers

- Reconfigurable functional units require tight integration with register file
- Many reconfigurable operations require more than two operands at a time



Multi-Operand Operations

- What's the best speedup that could be achieved?
 - Provides upper bound
- · Assumes all operands available when needed





Additional Register File Access

- Dedicated link move data as needed
 - Requires latency
- Extra register port consumes resources
 - May not be used often
- Replicate whole (or most) of register file
 - Can be wasteful

Core register file Recently and Reconfigurable Computing Lect-24.42

4, 2006 CprE 583 – Reconfigurable Computing Lect-24





Summary

- Many different models for co-processor implementation
 - Functional unit
 - Stand-alone co-processor
- Programming models for these systems is a key
- Recent compiler advancements open the door for future development
- · Need tie in with applications

November 14, 200

CprE 583 - Reconfigurable Computing

Lect-24.45