[1] R. Domer, D. Gajski, and J. Zhu, "Specification and Design of Embedded Systems", it+ti Magazine, vol. 3, June 1998.
[2] M. LaPedus, "Top 20 Predictions for Semis in 2009", EDA Design Line, December 2008.
[3] International Technology Roadmap for Semiconductors (ITRS), "International Technology Roadmap for Semiconductors, 2007 Edition (Design Chapter)", December 2007.
[4] G. De Micheli and R. Gupta, "Hardware/Software Co-Design", Proceedings of the IEEE, vol. 85, no. 3, pp. 349-365, March 1997.
[5] C. Roth, "Reflections on CES 2009", EETimes Online, January 2009.
[6] M. Schlett, "Trends in Embedded-Microprocessor Design", IEEE Computer, vol. 31, no. 8, pp. 44-49, August 1998.
[7] D. Gajski, J. Zhu, and R. Domer, "Essential Issues in Codesign", Technical Report ICS-97-26, Department of Information and Computer Science, University of California, Irvine, June 1997.
[8] L. Lavagno, A. Sangiovanni-Vincentelli, and E. Sentovich, "Models of Computation for Embedded System Design", In System-Level Synthesis, A. Jerraya and J. Mermet, eds., pp. 45-102, 1999.
[9] R. Domer, "The SpecC System-Level Design Language and Methodology, Part 1", In Proceedings of the Embedded Systems Conference, 2002.
[10] R. Domer, A. Gerstlauer, P. Kritzinger, and M. Olivarez, "The SpecC System-Level Design Language and Methodology, Part 2", In Proceedings of the Embedded Systems Conference, 2002.
[11] L. Cai and D. Gajski, "Transaction Level Modeling: An Overview", In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 19-24, 2003.
[12] D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao, "Modeling Guidelines and Refinement Rules", Excerpt from Chapter 4 of SpecC: Specification Language and Methodology, John Wiley & Sons, 2002.
[13] A. Gerstlauer, "SpecC Modeling Guidelines", Technical Report CECS-02-16, Center for Embedded Computer Systems, University of California, Irvine, April 2002.
[14] A. Gerstlauer and Rainer Domer, "SCE Specification Model Reference Manual", Technical Report, Center for Embedded Computer Systems, University of California, Irvine, April 2005.
[15] A. Gerstlauer, D. Shin, S. Abdi, P. Chandraiah, and D. Gasjki, "Design of a MP3 Decoder using the System-On-Chip Environment (SCE)", Technical Report CECS-07-05, Center for Embedded Computer Systems, University of California, Irvine, November 2007.
[16] M. Olivarez and B. Beasley, "Smart Speed Technology - Results of Modeling for Embedded Applications", Technical White Paper, Freescale Semiconductor, July 2007.
[17] H. lee, U. Ogras, R. Marculescu, and N. Chang, "Design Space Exploration and Prototyping for On-chip
Multimedia Applications", In Proceedings of the Design Automation Conference (DAC), 2006.
[18] S. Abdi and D. Gajski, "Automatic Generation of Equivalent Architecture Model from Functional Specification", In Proceedings of the Design Automation Conference (DAC), 2004.
[19] L. Cai, A. Gerstlauer, and D. Gajski, "Retargetable Profiling for Rapid, Early System-Level Design Space Exploration", In Proceedings of the Design Automation Conference (DAC), 2004.
[20] B. Holmer and A. Despain, "Viewing Instruction Set Design as an Optimization Problem", Proceedings of the International Symposium on Microarchitecture (MICRO), 1991.
[21] I.-J. Huang and A. Despain, "Synthesis of Application Specific Instruction Sets", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 5, June 1995.
[22] J. Van Praet, G. Goossens, D. Lanneer, and H. De Man, "Instruction Set Definition and Instruction Selection for ASIPs", Proceedings of the International Symposium on High-Level Synthesis, May 1994.
[23] S. Swan, "An Introduction to System Level Modeling in SystemC 2.0", Open SystemC Initiative (OSCI) Whitepaper, 2001.
[24] R. Walstrom, "System-Level Design Refinement using SystemC", M.S. Thesis, Department of Electrical and Computer Engineering, Iowa State University, July 2005.
[25] L. Cai, S. Verma, and D. Gajski, "Comparison of SpecC and SystemC Languages for System Design", Technical Report CECS-03-11, Center for Embedded Computer Systems, University of California, Irvine, May 2003.
[26] A. Rose, S. Swan, J. Pierce, and J-M. Fernandez, "Transaction Level Modeling in SystemC", Open SystemC Initiative (OSCI) TLM Working Group Whitepaper, 2005.
[27] A. Davare, D. Densmore, T. Meyerowitz, A. Pinto, A. Sangiovanni-Vincentelli, G. Yang, H. Zeng, Q. Zhu. "A Next-Generation Design Framework for Platform-Based Design", Proceedings of the Conference on Using Hardware Design and Verification Languages (DVCon), February, 2007.
[28] A. Pimentel, C. Erbas, and S. Polstra, "A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels", IEEE Transactions on Computers, vol. 55, no. 2, 2006.
[29] M. Vachharajani, N. Vachharajani, D. Penry, J. Blome, S. Malik, and D. August. "The Liberty Simulation Environment: A Deliberate Approach to High-Level System Modeling", ACM Transactions on Computer Systems (TOCS), vol. 24, no. 3, 2006.